Page History
...
- Intel Cyclone 10LP 10CL025 FPGA SoC, U1
- Winbond W9864G6JT 8 Mbyte SDRAM 166MHz, U2
- Intel EPCQ16ASI8N 2 MByte serial configuration memory, U5
- ST Microelectronics LIS3DH 3-axis accelerometer, U4
- FTDI USB2 to JTAG/UART adapter, U3
- Configuration EEPROM for FTDI chip, U9
- 12.0000 MHz oscillator, U7
- 8x red user LEDs, D2 ... D9
- Red LED (Conf. DONE), D10
- Green LED (indicating supply voltage), D1
- Push button (user), S2
- Push button (reset), S1
- Micro USB2 B socket (receptacle), J9
- 1x14 pin header (2.54mm pitch), J2
- 1x6 pin header (2.54mm pitch), J4
- 2x6 Pmod connector, J6
- 3-pin header (2.54mm pitch), J3
- 1x14 pin header (2.54mm pitch), J1
...
By default the configuration mode pins of the FPGA are set to load the FPGA design from the serial configuration memory , hence the FPGA is configured from serial configuration memory at system start-up. The JTAG interface of the module is provided for storing the initial FPGA configuration data to the serial configuration memory.
...
Table 2: General overview of single ended I/O signals connected to pin headers and connectors
FPGA I/O banks
| BankVCCIO | I/O's Count | Connected to | Notes | |
|---|---|---|---|---|
| 13.3V | 6 | LIS3DH digital motion sensor, U4 | SPI interface, 2 interrupt lines | |
| 4 | 1x6 pin header, J4 | JTAG interface | ||
| 4 | 2 MByte serial configuration memory, U5 | FPGA configuration memory with active serial (AS) x1 interface | ||
| 1 | J2-10, push button S1 | low active reset input | ||
| 23.3V | 9 | 1x14 pin header, J2 | GPIOs (2 I/O's of bank 2 can be pulled-up to 3.3V (4K7 resistors) with 2 I/O's of same Bank or pins can be shared) | 3|
| 3.3V | 8 | LEDs D2 ... D9 | 8 x red user LEDs | |
| 8 | FTDI FT2232H JTAG/UART Adapter, U3 | configurable as GPIO/UART or other serial interfaces | ||
| 1 | push button S2 | user button | ||
| 4 | 3.3V | 10 | pin headers J1, J3 | GPIOs |
| 5 | 3.3V | 6 | pin headers J1 | GPIOs |
| 6 | 3.3V | 8 | Pmod connector J6 | GPIOs |
| 1 | Red LED, D10 | Configuration DONE Led (ON when configuration in progress, OFF when configuration is done) | ||
| 73.3V | 19 | 8 Mbyte SDRAM 166MHz, U2 | 16bit SD-RAM memory interface | |
| 83.3V | 21 | 8 Mbyte SDRAM 166MHz, U2 | 16bit SD-RAM memory interface |
Table 3: General overview of FPGA I/O banks
...
On-board serial configuration memory (U5) is provided by Intel EPCQ16ASI8N (EPCQ16SI8N in board revision TEI0003-02A) with 16 MBit (2 MByte) storage capacity. This non volatile memory is used to store initial FPGA configuration via JTAG interface. The memory is connected to FPGA bank 1 via active serial (AS) x1 interface.
...
On the TEI0003 FPGA board there is a 3-axis accelerometer present. This accelerometer provided by ST Microelectronics LIS3DH and offers many function to detect motion and has also a temperature sensor integrated. It also has a FIFO buffer for storing output data. The sensor is connected to the FPGA through SPI interface and two interrupt lines.
...
| Date | Revision | Contributors | Description | ||||||||||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
|
|
|
Table 18: Document change history
...
Overview
Content Tools