Page History
Template Revision 2.7 - on construction
...
Export PDF to download, if vivado revision is changed!
Designate all graphics and pictures with a number and a description, Use "Scroll Title" macro
...
Figure template (note: inner scroll ignore/only only with drawIO object):
...
| anchor | Figure_xyz |
|---|---|
| title | Text |
| Scroll Ignore |
|---|
Create DrawIO object here: Attention if you copy from other page, use |
| Scroll Only |
|---|
image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed |
...
Table template:
- Layout macro can be use for landscape of large tables
- Set column width manually(can be used for small tables to fit over whole page) or leave empty (automatically)
...
| anchor | Table_xyz |
|---|---|
| title | Text |
...
| Scroll pdf ignore | ||||
|---|---|---|---|---|
Table of contents
|
Overview
...
| HTML |
|---|
<!-- tables have all same width (web max 1200px and pdf full page(640px), flexible width or fix width on menu for single column can be used as before) -->
<style>
.wrapped{
width: 100% !important;
max-width: 1200px !important;
}
</style> |
...
| hidden | true |
|---|---|
| id | Comments |
Important General Note:
...
Notes :
short description of the design
Short Link of "Scroll only" macro:
Use short link the Wiki Resource page, for example: http://trenz.org/te0720-info
List of available short links: https://wiki.trenz-electronic.de/display/CON/Redirects
Linux with basic periphery of TE0808 Starterkit (TEBF0808 Carrier).
Refer to http://trenz.org/te0803-info for the current online version of this manual and other available documentation.
Key Features
| Page properties | ||||
|---|---|---|---|---|
| ||||
Notes :
|
| Excerpt |
|---|
|
Revision History
...
| hidden | true |
|---|---|
| id | Comments |
Notes :
...
...
...
...
...
...
- 2019.2 update
- Vitis support
- FSBL SI programming procedure update
- petalinux device tree and u-boot update
...
- new assembly variant
- TE Script update
- rework of the FSBLs
- SI5338 CLKBuilder Pro Project
- some additional Linux features
- MAC from EEPROM
- new assembly variants
- remove special compiler flags, which was needed in 2018.2
...
- new assembly variant
...
- new assembly variant
...
- correction on FSBL
...
TE0803-Starterkit_noprebuilt-vivado_2018.2-build_02_20180713085800.zip
TE0803-Starterkit-vivado_2018.2-build_02_20180713085740.zip
...
- small petalinux changes
- IO renaming
- PL Design changes
- additional notes for FSBL generated with Win SDK
- changed *.bif
...
- new assembly variant
- solved Linux flash issue
...
- bugfix TE0803-01-04EG board part file
...
- new assembly variant
...
- same CLK for both VIO
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
- initial release
Release Notes and Know Issues
| Page properties | ||||
|---|---|---|---|---|
| ||||
Notes :
|
...
| anchor | Table_KI |
|---|---|
| title | Known Issues |
...
Do not use HW Manager connection, or if debugging is nessecary:
- Boot linux with usb terminal
- From the terminal: root root mount ifconfig eth0
- Open two new SSH terminals via ethernet: root root , run user application ...
- Exit and close the usb terminal
...
Requirements
Software
| Page properties | ||||
|---|---|---|---|---|
| ||||
Notes :
|
...
| anchor | Table_SW |
|---|---|
| title | Software |
...
Hardware
| Page properties | ||||
|---|---|---|---|---|
| ||||
Notes :
|
Basic description of TE Board Part Files is available on TE Board Part Files.
Complete List is available on <design name>/board_files/*_board_files.csv
Design supports following modules:
...
| anchor | Table_HWM |
|---|---|
| title | Hardware Modules |
...
Note: Design contains also Board Part Files for TE0808 only configuration, this boart part files are not used for this reference design.
Design supports following carriers:
...
| anchor | Table_HWC |
|---|---|
| title | Hardware Carrier |
...
Additional HW Requirements:
...
| anchor | Table_AHW |
|---|---|
| title | Additional Hardware |
...
Optional HW
Not all monitors are supported, also Adapter to other Standard can make drouble.
Design was testet with DELL U2412M
...
Content
| Page properties | ||||
|---|---|---|---|---|
| ||||
Notes :
|
For general structure and of the reference design, see Project Delivery - Xilinx devices
Design Sources
...
| anchor | Table_DS |
|---|---|
| title | Design sources |
...
Additional Sources
...
| anchor | Table_ADS |
|---|---|
| title | Additional design sources |
...
Prebuilt
...
| hidden | true |
|---|---|
| id | Comments |
Notes :
...
| anchor | Table_PF |
|---|---|
| title | Prebuilt files |
...
File
...
File-Extension
...
Description
...
Debian SD-Image
...
*.img
...
Debian Image for SD-Card
...
MCS-File
...
*.mcs
...
Flash Configuration File with Boot-Image (MicroBlaze or FPGA part only)
...
MMI-File
...
*.mmi
...
File with BRAM-Location to generate MCS or BIT-File with *.elf content (MicroBlaze only)
...
SREC-File
...
*.srec
...
Converted Software Application for MicroBlaze Processor Systems
...
| anchor | Table_PF |
|---|---|
| title | Prebuilt files (only on ZIP with prebult content) |
...
File
...
File-Extension
...
Description
...
Download
Reference Design is only usable with the specified Vivado/SDK/PetaLinux/SDx version. Do never use different Versions of Xilinx Software for the same Project.
| Page properties | ||||
|---|---|---|---|---|
| ||||
|
Reference Design is available on:
Design Flow
| Page properties | ||||
|---|---|---|---|---|
| ||||
Notes :
|
| Note |
|---|
Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch. |
Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.
See also:
The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.
TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/SDK GUI. For currently Scripts limitations on Win and Linux OS see: Project Delivery Currently limitations of functionality
...
...
...
...
...
...
...
...
...
...
...
...
...
...
- Use TE Template from /os/petalinux
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
- Depends on Carrier, see carrier TRM.
...
JTAG
Not used on this Example.
Usage
...
...
...
...
...
...
...
...
...
...
...
...
- I2C 0 Bus type: i2cdetect -y -r 0
- ETH0 works with udhcpc
- USB type "lsusb" or connect USB device
- PCIe type "lspci"
...
...
...
...
...
...
| ||
|
System Design - Vivado
| Scroll Ignore | ||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
...
...
...
| Page properties | ||||
|---|---|---|---|---|
| ||||
Note:
|
Block Design
| Scroll Title | ||||||
|---|---|---|---|---|---|---|
| ||||||
 |
PS Interfaces
| Page properties | ||||
|---|---|---|---|---|
| ||||
Note:
|
Activated interfaces:
| Scroll Title | ||||||||||||||||||||||||||||||||||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Constrains
Basic module constrains
| Code Block | ||||
|---|---|---|---|---|
| ||||
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current_design] |
Design specific constrain
| Code Block | ||||
|---|---|---|---|---|
| ||||
# system controller ip
#LED_HD SC0 J3:31
#LED_XMOD SC17 J3:48
#CAN RX SC19 J3:52 B26_L11_P
#CAN TX SC18 J3:50 B26_L11_N
#CAN S SC16 J3:46 B26_L1_N
set_property PACKAGE_PIN G14 [get_ports BASE_sc0]
set_property PACKAGE_PIN D15 [get_ports BASE_sc5]
set_property PACKAGE_PIN H13 [get_ports BASE_sc6]
set_property PACKAGE_PIN H14 [get_ports BASE_sc7]
set_property PACKAGE_PIN A13 [get_ports BASE_sc10_io]
set_property PACKAGE_PIN B13 [get_ports BASE_sc11]
set_property PACKAGE_PIN A14 [get_ports BASE_sc12]
set_property PACKAGE_PIN B14 [get_ports BASE_sc13]
set_property PACKAGE_PIN F13 [get_ports BASE_sc14]
set_property PACKAGE_PIN G13 [get_ports BASE_sc15]
set_property PACKAGE_PIN A15 [get_ports BASE_sc16]
set_property PACKAGE_PIN B15 [get_ports BASE_sc17]
set_property PACKAGE_PIN J14 [get_ports BASE_sc18]
set_property PACKAGE_PIN K14 [get_ports BASE_sc19 ]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc0]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc5]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc6]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc7]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc10_io]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc11]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc12]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc13]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc14]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc15]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc16]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc17]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc18]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc19]
# Audio Codec
#LRCLK |
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
CONFIG_ENV_IS_NOWHERE=y
...
...
...
| language | js |
|---|
...
...
...
...
...
...
Changes:
...
CONFIG_CPU_IDLE is not set (only needed to fix JTAG Debug issue)
...
...
...
...
...
...
...
...
| Page info | ||||||
|---|---|---|---|---|---|---|
|
...
Overview
Content Tools