Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

IssuesDescriptionWorkaroundTo be fixed version
For PCB REV01 only: CLK1B is not available onaddtional clk is not connected on PCBuse other internal generated CLK, maybe mor effort is needed to get ETH running

SREC SPI BootLoader default Offset

Default load offset is set to 0x400000Change manually on SDK to 0x5E0000next updateTiming fails for fmeter IPTiming ignore constrains does not work for some signals.This can be ignored---

Requirements

Software

HTML
<!--
Add needed external Software
   -->

...

  • Set kernel flash Address to 0x900000 and Kernel size to 0xA00000:
    (--> Subsystem Auto Hardware Settings --> Flash Settings)
    • SUBSYSTEM_FLASH_AXI_QUAD_SPI_0_BANKLESS_PART0_SIZE = 0x4000000x5E0000
    • SUBSYSTEM_FLASH_AXI_QUAD_SPI_0_BANKLESS_PART1_SIZE = 0x4E00000x300000
    • SUBSYSTEM_FLASH_AXI_QUAD_SPI_0_BANKLESS_PART2_SIZE =   0x20000
    • SUBSYSTEM_FLASH_AXI_QUAD_SPI_0_BANKLESS_PART3_SIZE = 0xA00000

...

DateDocument RevisionAuthorsDescription

Page info
modified-date
modified-date
dateFormatyyyy-MM-dd

Page info
current-version
current-version
prefixv.



Page info
modified-user
modified-user

  • Know Issues
  • Documentation

v.23John HartfielDesign Update

v.22John Hartfiel
  • Know Issue for PCB REV01 only
  • fix typo
  • new assembly variant
2018-02-13v.19John Hartfiel
  • Release 2017.4
2018-01-08v.16John Hartfiel
  • Add SCU source path
2017-12-15v.15John Hartfiel
  • Update Design and Description
2017-11-07v.11John Hartfiel
  • Update Design Files
2017-10-06v.10John Hartfiel
  • small Document Update
2017-10-05

v.8

John Hartfiel
  • Release 2017.2
2017-09-11v.1

Page info
created-user
created-user

  • Initial release

All

Page info
modified-users
modified-users


...