Page History
...
| Serial Memory U5 Pin | Signal Schematic Name | Connected to | Notes |
|---|---|---|---|
| Pin 1, CS | F_CS | FPGA bank 8, pin B3 | chip select |
| Pin 6, CLK | F_CLK | FPGA bank 18, pin A3 | clock |
| Pin 5, SI/IO0 | F_DI | FPGA bank 18, pin A2 | data in / out |
| Pin 7, HOLD/IO3 | NSTATUS | FPGA bank 18, pin C4 | data in / out, configuration dual-purpose pin of FPGA |
| Pin 3, WP/IO2 | DEVCLRN | FPGA bank 8, pin B9 | data in / out, configuration dual-purpose pin of FPGA |
| Pin 2, SO/IO1 | F_DO | FPGA bank 8, pin B2 | data in / out |
...
| Date | Revision | Contributors | Description | ||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
| Ali Naseri |
| ||||||||||||||||
2018-06-29 | v.17 | Ali Naseri |
|
...
Overview
Content Tools