| Number/Link | Description |
|---|---|
| AR# 68671 | Zynq UltraScale+ MPSoC DisplayPort Controller - What devices are supported with the DisplayPort Controller? |
| AR# 66652 | Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit - Base TRD Monitor requirements |
| AR# 68006 | Design Advisory for Xilinx Design Tools (Vivado, SDAccel, SDSoC) 2016.1 and 2016.2 write_bitstream - Multi-threading might cause configuration memory cells to be set incorrectly |
| AR# 43989 | 7 Series FPGAs - LVDS_33, LVDS_25, LVDS_18, LVDS inputs & outputs for High Range (HR) and High Performance (HP) I/O banks |
| AR# 68449 | 2016.4 PetaLinux: Migrating U-boot configs from 2016.3 PetaLinux project to 2016.4 PetaLinux Yocto based project |
| AR# 68446 | 2016.4 PetaLinux: Migrating Kernel configs from 2016.3 PetaLinux project to 2016.4 PetaLinux Yocto based project |
2016.4 PetaLinux: Migrating Applications from 2016.3 PetaLinux project to 2016.4 PetaLinux Yocto based project | |
| AR# 69269 | Zynq UltraScale+ MPSoC, SDK - Debugging FSBL application does not show source code |
| AR# 65467 | Zynq UltraScale+ MPSoC - Boot and Configuration |
| AR# 66846 | Method to boot from SD or eMMC from QSPI |
| AR# 37347 | 7 Series FPGAs - Will driving the I/Os of an unpowered bank cause damage to the part? Do 7 Series devices support hot swap? |
7 Series - What state are the I/Os in at power up? | |
| AR# 47317 | Zynq-7000 SoC, ID - Incorrect PS Family IDCODE Value |
| AR# 47916 | Zynq-7000 SoC Devices - Silicon Revision Differences |
Zynq-7000 SoC: SD Programming/Booting Checklist | |
| AR# 70712 | Zynq UltraScale+ MPSoC: PL Masters cannot access high DDR address ranges |
Overview
Content Tools