Default Clock PLL Frequencies
PLL Out | Freq | I/O Standard | Connected to |
---|---|---|---|
0 | 100 | LVDS | FPGA bank 2A |
1 | B2B Connector | ||
2 | B2B Connector | ||
3 | B2B Connector | ||
4 | B2B Connector | ||
5 | 133.3333 | LVDS | DDR3 EMIF |
6 | GBT 1D | ||
7 | GBT 1D | ||
8 | GBT 1C | ||
9 | GBT 1C |
Overview
Content Tools