You are viewing an old version of this page. View the current version.

Compare with Current View Page History

« Previous Version 3 Next »

Xilinx 7 Series FPGA

 

Zynq-7000

 

Xilinx AR5774 deals with the problem and provides some workarounds.

 

# GoodBad
1Limit the access to lower 16MbytesNo change of codeOnly 16MBytes can be accessed safely, may have to take special actions to actually limit the access to lower 16Mbyte
    
    
    
  • No labels