Template Revision 2.12

  • Module: TRM Name always "TE Series Name" +TRM
    Example: "TE0728 TRM"
  • Carrier: TRM Name usually "TEB Series Name" +TRM
    Example: "TEB0728 TRM"


<!-- tables have all same width (web max 1200px and pdf full page(640px), flexible width or fix width on menu for single column can be used as before) -->
<style>
.wrapped{
  width: 100% !important;
  max-width: 1200px !important;
 }
</style>


Important General Note:

  • If some section is configurable and depends on Firmware, please refer to the addition page (for example CPLD). If not available, add note, that this part is configurable
  • Designate all graphics and pictures with a number and a description, Use "Scroll Title" macro

    • Use "Scroll Title" macro for pictures and table labels. Figure number must be set manually at the moment (automatically enumeration is planned by scrollPDF)
      • Figure template:


        Create DrawIO object here: Attention if you copy from other page, objects are only linked.


        image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed



      • Table template:

        • Layout macro can be use for landscape of large tables

      • ExampleComment
        12



    • The anchors of the Scroll Title should be named consistant across TRMs. A incomplete list of examples is given below

      • <type>_<main section>_<name>

        • type: Figure, Table
        • main section:
          • "OV" for Overview
          • "SIP" for Signal Interfaces and Pins,
          • "OBP" for On board Peripherals,
          • "PWR" for Power and Power-On Sequence,
          • "B2B" for Board to Board Connector,
          • "TS" for Technical Specification
          • "VCP" for Variants Currently in Production
          •  "RH" for Revision History
        • name: custom, some fix names, see below
      • Fix names:
        • "Figure_OV_BD" for Block Diagram

        • "Figure_OV_MC" for Main Components

        • "Table_OV_IDS" for Initial Delivery State

        • "Table_PWR_PC" for Power Consumption

        • "Figure_PWR_PD" for Power Distribution
        • "Figure_PWR_PS" for Power Sequence
        • "Figure_PWR_PM" for Power Monitoring
        • "Table_PWR_PR" for Power Rails
        • "Table_PWR_BV" for Bank Voltages
        • "Table_TS_AMR" for Absolute_Maximum_Ratings

        • "Table_TS_ROC" for Recommended_Operating_Conditions

        • "Figure_TS_PD" for Physical_Dimensions
        • "Table_VCP_SO" for TE_Shop_Overview
        • "Table_RH_HRH" for Hardware_Revision_History

        • "Figure_RH_HRN" for Hardware_Revision_Number
        • "Table_RH_DCH" for Document_Change_History
    • Use Anchor in the document: add link macro and add "#<anchorname>
    • Refer to Anchror from external : <page url>#<pagename without space characters>-<anchorname>



-----------------------------------------------------------------------


Note for Download Link of the Scroll ignore macro:


Download PDF version of this document.


Table of Contents

Overview

The Trenz Electronic TEB0835 is a carrier for TE0835 module which is based on Xilinx UltraScale+ RFSoC.

Refer to http://trenz.org/teb0835-info for the current online version of this manual and other available documentation.

Notes :

Key Features

Note:
 'description: Important components and connector or other Features of the module
→ please sort and indicate assembly options

Key Features'  must be split into 6 main groups for modules and mainboards:

  • SoC/FPGA
    • Package: SFVC784
    • Device: ZU2...ZU5*
    • Engine: CG, EG, EV*
    • Speed: -1LI, -2LE,*, **
    • Temperature: I, E,*, **
  • RAM/Storage
    • Low Power DDR4 on PS
      • Data width: 32bit
      • Size: def. 2GB*
      • Speed:***
    • eMMC
      • Data width: 8Bit
      • size: def. 8GB *
    • QSPI boot Flash in dual parallel mode (size depends on assembly version)
      • Data width: 8bit
      • size: def. 128MB *
    • HyperRAM/Flash (optional, default not assembled)
      • size:*
    • MAC address serial EEPROM with EUI-48™ node identity (Microchip 24AA025E48)
  • On Board
    • Lattice LCMXO2
    • PLL SI5338
    • Gigabit Ethernet transceiver PHY (Marvell Alaska 88E1512)
    • Hi-speed USB2 ULPI transceiver with full OTG support (Microchip USB3320C)
  • Interface
    • 132 x HP PL I/Os (3 banks)
    • ETH
    • USB
    • 4 GTR (for USB3, Sata, PCIe, DP)
    • MIO for UART
    • MIO for SD
    • MIO for PJTAG
    • JTAG
    • Ctrl
  • Power
    • 3.3V-5V Main Input
    • 3.3V Controller Input
    • Variable Bank IO Power Input
  • Dimension
    • 4 cm x 5 cm
  • Notes
    • * depends on assembly version
    • ** also non low power assembly options possible
    • *** depends on used U+ Zynq and DDR4 combination


Key Features'  must be split into 6 main groups for carrier:

  • Modules
    • TE0808, TE807, TE0803,...
  • RAM/Storage
    • E.g. SDRAM, SPI
  • On Board
    • E.g. CPLD, PLL
  • Interface
    • E.g. ETH, USB, B2B, Display port
  • Power
    • E.g. Input supply voltage
  • Dimension



Block Diagram

add drawIO object here.

For more information regarding how to draw a diagram, Please refer to "Diagram Drawing Guidline" .






Main Components

Notes :

  • Picture of the PCB (top and bottom side) with labels of important components
  • Add List below


For more information regarding how to add board photoes, Please refer to "Diagram Drawing Guidline" .






  1. SMA Connectors, J1,J3,J5,J7,J9,J11
  2. U.FL (UMCC) Connectors, J2,J4,J6,J8, J10, J12...16
  3. Green LEDs, D6...11
  4. B2B Connector, J18
  5. B2B Connector, J17
  6. Micro SD Card Connector, J28
  7. Reset Push Button, BTN1ee
  8. PCIe Connector, J19
  9. Micro USB2.0 Connectors, J29-J30
  10. Gigabit RJ45 Connector, J31
  11. DIP Switch, S1
  12. UEC5 Connector, J22,J24
  13. UCC8 Connector, J23,J25
  14. 4x1 Pin Header, J21
  15. FTDI, U12
  16. Green LEDs, D1...3
  17. 4x1 Pin Header, J20
  18. EEPROM, U15
  19. PCIe Card, J26

Initial Delivery State

Notes :

Only components like EEPROM, QSPI flash can be initialized by default at manufacture.

If there is no components which might have initial data ( possible on carrier) you must keep the table empty


Storage device name

Content

Notes

EEPROMProgrammedFTDI Configuration


Configuration Signals

  • Overview of Boot Mode, Reset, Enables.

Boot Mode must be set using MODE[3:0] on CPLD provided on the module TE0835.

MODE Signal State

Boot Mode

---

----




Signal

B2BI/ONote

RESETN

J17- 36InputConnected to Push Button, BTN1


Signals, Interfaces and Pins

Notes :

  • For carrier or stand-alone boards use subsection for every connector type (add designator on description, not on the subsection title), for example:
    • SD
    • USB
    • ETH
    • FMC
    • ...
  • For modules which needs carrier use only classes and refer to B2B connector if more than one is used, for example
    • JTAG
    • UART
    • I2C
    • MGT
    • ...

Board to Board (B2B) I/Os

FPGA bank number and number of I/O signals connected to the B2B connector:

FPGA BankB2B ConnectorI/O Signal CountVoltage LevelNotes
Bank 500J1712x Single Ended1.8VMIO14...25
Bank 501J1720x Single Ended1.8VMIO26...51
Bank 505J1718x Single Ended, 9x Differential pairs0.85VEXT_CLKIN_PSMGT, RX/TX0...3
Bank 128J1718x Single Ended, 9x Differential pairs0.9VB128_CLK, RX/TX0...3
Bank 129J1718x Single Ended, 9x Differential pairs0.9VB129_CLK, RX/TX0...3
Bank 65J1824x Single Ended, 12x Differential pairs1.8V
Bank 88J1816x Single Ended, 8x Differential pairs3.3VHD_B88


Gigabit Ethernet

Signal NameConnected toSignal DescriptionNote
PHY_MDI0...3B2B, J17Media Data
PHY_LED0...1B2B, J17Speed/Link Indicators LEDYellow/Green 


Micro USB for JTAG/UART

The TEB0835 is equipped with two Micro USB2.0 Connectors J29, J30. 

DesignatorSignal NameConnected toNote
J29D_N/D_PFTDI,U12Data
USB_VBUSDiode, D4VBUS


Micro USB2.0

There is a Micro USB2.0 port provided for user.

DesignatorSignal NameConnected toNote
J30

USB_N/USB_PB2B, J17Data
USB0_VBUSB2B, J17VBUS
USB0_IDB2B, J17ID


SMA Connectors

There are 6 SMA Connectors provided for Analog and Digital signals.

DesignatorSignal NameConnected toNote
J1ADC0_INB2B, J18
J3ADC2_INB2B, J18
J5ADC4_INB2B, J18
J7ADC6_INB2B, J18
J9DAC0_OUTB2B, J18
J11DAC2_OUTB2B, J18


UMCC Connectors

There are 8 UMCC Connectors provided for Analog and Digital signals input and output.

DesignatorSignal NameConnected toNote
J2ADC1_INB2B, J18
J4ADC3_INB2B, J18
J6ADC5_INB2B, J18
J8ADC7_INB2B, J18
J10DAC1_OUTB2B, J18
J12DAC3_OUTB2B, J18
J13DAC4_OUTB2B, J18
J14DAC5_OUTB2B, J18
J15DAC6_OUTB2B, J18
J16DAC7_OUTB2B, J18


UCE5 Connectors

The TEB0835 is equipped with two UCE5 Connectors.

DesignatorSignal NameConnected toNote
J22B128_TX0...3B2B, J178x Single Ended/ 4x LVDS Pairs
B128_RX0...3B2B, J178x Single Ended/ 4x LVDS Pairs
J24B129_TX0...3B2B, J178x Single Ended/ 4x LVDS Pairs
B129_RX0...3B2B, J178x Single Ended/ 4x LVDS Pairs


UCC8 Connectors

The TEB0835 is equipped with two UCC8 Connectors.

DesignatorSignal NameConnected toNote
J23FFA_MPRSB2B, J17
FFA_MSELB2B, J17
FFA_INTLB2B, J17
FFA_RSTLB2B, J17
FFA_SCL/FFA_SDAI2C Switch, U7
J25FFB_MPRSB2B, J17
FFB_MSELB2B, J17
FFB_INTLB2B, J17
FFB_RSTLB2B, J17
FFB_SCL/FFB_SDAI2C Switch, U7


PCIe Card

There is a PICe-8x-Kurz card provided on the TEB0835 board.

Signal NameConnected toNote
B505_RX0...3B2B, J178x Single Ended/ 4x LVDS Pairs
B505_TX0...3B2B, J178x Single Ended/ 4x LVDS Pairs
EXT_CLKIN_PSMGTB2B, J17
PCIE_RSTB_RB2B, J17Pulled up to 1.8V


Test Points

you must fill the table below with group of Test Point which are indicated as TP in a schematic. If there is no Test Point remarked in the schematic, delet the Test Point section.

Example:

Test PointSignalB2BNotes
10PWR_PL_OKJ2-120



Test PointSignalConnected toNotes
TP15VB2B, J17
TP2...3GNDGND
TP4ADC0_VCMB2B, J18
TP5ADC1_VCMB2B, J18
TP6USB_VBUSMicro USB2.0, J29
TP7UART0_RXB2B, J17
TP8UART0_TXB2B, J17
TP9ADC2_VCMB2B, J18
TP10ADC3_VCMB2B, J18
TP11ADC4_VCMB2B, J18
TP12ADC5_VCMB2B, J18
TP13ADC6_VCMB2B, J18
TP14ADC7_VCMB2B, J18


On-board Peripherals

Notes :

  • add subsection for every component which is important for design, for example:
    • Two 100 Mbit Ethernet Transciever PHY
    • USB PHY
    • Programmable Clock Generator
    • Oscillators
    • eMMCs
    • RTC
    • FTDI
    • ...
    • DIP-Switches
    • Buttons
    • LEDs


Notes :

In the on-board peripheral table "chip/Interface" must be linked to the corresponding chapter or subsection


Chip/InterfaceDesignatorNotes
EEPROMU15
FTDIU12
LEDsD1...11
OscillatorsU16, U6
PLL Clock  GeneratorU5



EEPROM

PinSchematicConnected toNotes
CSEECSFTDI, U12
CLKEECLKFTDI, U12
DINEEDATAFTDI, U12



I2C AddressDesignatorNotes
A0U15


FTDI

The FTDI chip U12 converts signals from USB2 to a variety of standard serial and parallel interfaces. Refer to the FTDI data sheet to get information about the capacity of the FT2232H chip. FTDI FT2232H chip is used in MPPSE mode for JTAG, 2 I/O's of Channel B are routed to B2B J17 and must be used as UART.

The configuration of FTDI FT2232H chip is pre-programmed on the EEPROM U9.

FTDI Chip U12 PinSignal Schematic NameConnected toNotes
ADBUS0JTAG_TCKB2B, J17JTAG interface
ADBUS1JTAG_TDIB2B, J17
ADBUS2JTAG_TDOB2B, J17
ADBUS3JTAG_TMS

B2B, J17

BDBUS0UART0_RXB2B, J17UART
BDBUS1UART0_TXB2B, J17UART
EECS/EECLK/EEDATABDBUS2EEPROM, U15FTDI configuration
DM/DPD_N/D_PMicro USB2.0, J29FTDI Input


LEDs

DesignatorColorConnected toActive LevelNote
D1GreenPG_1.8VHigh
D2GreenPG_3.3VHigh
D3GreenPG_5VHigh
D6...11GreenB2B, J18High


Clock Sources

DesignatorDescriptionFrequencyNote
U6MEMS Oscillator25MHz
U16MEMS Oscillator12MHz
U5PLL Clock GeneratorVariable


Programmable Clock Generator

There is a programmable clock generator on-board (U5) provided in order to generate variable clocks for the module. Programming can be done using I2C via PIN header J20.  The I2C Address is 0x70.

U5 Pin
SignalConnected toDirectionNote
IN3CLK_25MHZ_ROscillator, U6Input
SCLPLL_SCLB2B, J17Input
SDAPLL_SDAB2B, J17In/Out
INTRPLL_INTR_NB2B, J17Output
CLK1B129_CLK1B2B, J17Output
CLK2B128_CLK1B2B, J17Output


Power and Power-On Sequence

In 'Power and Power-on Sequence' section there are three important digrams which must be drawn:

  • Power on-sequence
  • Power distribution
  • Voltage monitoring circuit


For more information regarding how to draw diagram, Please refer to "Diagram Drawing Guidline" .


Power Supply

Power supply with minimum current capability of 3 A for system startup is recommended.

Power Consumption

Power Input PinTypical Current
VINTBD*


* TBD - To Be Determined

Power Distribution Dependencies




Power-On Sequence




image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed


Power Rails


Power Rail Name

B2B  JM17

B2B JM2

DirectionNotes
VIN1,2,3,4,5,6,8-Ouput
PSBATT14-Output
3.3V_CPLD16-Input


Board to Board Connectors

  • This section is optional and only for modules.
  • use "include page" macro and link to the general B2B connector page of the module series,

    For example: 6 x 6 SoM LSHM B2B Connectors

Technical Specifications

Absolute Maximum Ratings

SymbolsDescriptionMinMaxUnit
VINInput Supply Voltage2.534V
ADC_VAnalog input voltage-5.05.0V
DAC_VDigital input voltage-5.05.0°C
T_STGStorage Temperature-55125°C


Recommended Operating Conditions

Operating temperature range depends also on customer design and cooling solution. Please contact us for options.

ParameterMinMaxUnitsReference Document
VIN1113VSee the datasheet.
ADC_V05VSee the SMA datasheet
DAC_V05VSee the UMCC datasheet
T_OPT-40+85°CSee LTC4365ITS8 datasheet.


Physical Dimensions

PCB thickness: 1.5 mm.

In 'Physical Dimension' section, top and bottom view of module must be inserted, information regarding physical dimensions can be obtained through webpage for product in Shop.Trenz, (Download> Documents> Assembly part) for every SoM.

For Example: for Module TE0728, Physical Dimension information can be captured by snipping tools from the link below:

https://www.trenz-electronic.de/fileadmin/docs/Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0745/REV02/Documents/AD-TE0745-02-30-1I.PDF

For more information regarding how to draw diagram, Please refer to "Diagram Drawing Guidline" .






Currently Offered Variants 

Set correct link to the shop page overview table of the product on English and German.

Example for TE0728:

    ENG Page: https://shop.trenz-electronic.de/en/Products/Trenz-Electronic/TE07XX-Zynq-SoC/TE0728-Zynq-SoC/

    DEU Page: https://shop.trenz-electronic.de/de/Produkte/Trenz-Electronic/TE07XX-Zynq-SoC/TE0728-Zynq-SoC/

For Baseboards or modules, where no overview page is available (and revision number is coded in the direct link) use shop search link, e.g. TE0706:

    ENG Page: https://shop.trenz-electronic.de/en/search?sSearch=TE0706

   DEU Page: https://shop.trenz-electronic.de/de/search?sSearch=TE0706


Trenz shop TEB0835 overview page
English pageGerman page


Revision History

Hardware Revision History

Set correct links to download  arrier, e.g. TE0706 REV02:

  TE0706-02  ->   https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/4x5/4x5_Carriers/TE0706/REV02/Documents

Note:

  • Date format:  YYYY-MM-DD


DateRevisionChangesDocumentation Link
2019-11-29REV01Initial ReleaseREV01



Hardware revision number can be found on the PCB board together with the module model number separated by the dash.





Document Change History

  • Note this list must be only updated, if the document is online on public doc!
  • It's semi automatically, so do following
    • Add new row below first

    • Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description. --> this point is will be deleted on newer pdf export template

    • Metadata is only used of compatibility of older exports


DateRevisionContributorDescription

  • Initial Release

--

all

  • --


Disclaimer