<!--
Template Revision 1.5
 -->



Online version of this manual and other related documents can be found at https://wiki.trenz-electronic.de/display/PD/SC-CPLD-Firmware



Table of contents

Overview

Firmware for PCB CPLD with designator U4. CPLD Device in Chain: LCMX02-256HC

Feature Summary

Firmware Revision and supported PCB Revision

See Document Change History

Product Specification

Port Description

Name / opt. VHD NameDirectionPinDescription
DONEin13 FPGA DONE signal
EN1 / EN_SC3in16B2B Enable Pin
F_TCK / C_TCKout28JTAG FPGA
F_TDI / C_TDIout27JTAG FPGA
F_TDO / C_TDOin23JTAG FPGA
F_TMS / C_TMSout25JTAG FPGA
JTAGENin26Enable JTAG access to CPLD for Firmware update (zero: JTAG routed to module, one: CPLD access)
MODE / MODE_SC1in11B2B Boot Mode Pin
NOSEQin12B2B NOSEQ Pin
PG_ALLin10Power good from 1.8V Sence on U23
PGOOD / STAT_SC2out14B2B PGOOD
PROG_Bout17FPGA PROG_B Reset
RESIN / nRST_SC0in8B2B Reset
SYSLED1 / LED_GREENout9Green LED D2
SYSLED2 / LED_REDout5Red LED D1
TCK / M_TCKin30JTAG B2B
TDI / M_TDIin32JTAG B2B
TDO / M_TDOout1JTAG B2B
TMS / M_TMSin29JTAG B2B
ULI_2 / XB_SCout20FPGA Bank 35 Pin J5
ULI_CPLD / UFLout4J1 (Ultra Small Sufrace Mount Coax)
ULI_SYSTEM / XA_SCin21FPGA Bank 35 Pin G3

 

Functional Description

JTAG

JTAG signals routed directly through the CPLD to FPGA. Access between CPLD and FPGA can be multiplexed via JTAGEN (logical one for CPLD, logical zero for FPGA) on JM1-89.

Reset

PROG_B is nRST_SC0 and PG_ALL and EN_SC3 after power on delay.

Power

Power Good (STAT_SC2) is PGALL and EN_SC3.

USER IO

MODE_SC1 is connected to XB_SC.

XA_SC is connected to UFL.

LED

Green LED D2

StatusDescription
OnDone is low, FPGA not programmed
OFFDone is high, FPGA is programmed

Red LED D1

StatusConditionDescription
BlinkingPROG_B is lownRST_SC0 or PG_ALL or EN_SC3 is low
User DefinedPROG_B is highXA_SC is connected to LED


Appx. A: Change History and Legal Notices

Revision Changes

Document Change History

To get content of older revision  got to "Change History"  of this page and select older document revision number.

<!--
Generate new entry:
1:add new row below first
2:Copy Page Information Macro(date+user) Preview, Page Information Macro Preview, CPLD/PCB(or update)to the empty row
3.Update Metadate =Page Information Macro Preview+1
  -->


DateDocument RevisionCPLD Firmware RevisionSupported PCB RevisionAuthorsDescription


 

 REV01 REV02


  • some typo

v.3REV01REV02John Hartfiel
  • REV01 ,Firmware released  2015-04-17
2018-03-21

v.1

 REV01 REV02


  • Initial release
 All  

 

Legal Notices