The customizable IBERT core for 7 series FPGA can be used for evaluating and monitoring the GTs.

The IBERT core can be defined and generated using the Vivado built-in IP Cores. And with the generated example designs the IBERT Test can be implemented.

 

 GT Clock LocationGT Clock(MHz)Notes
TE0712Quad_216 CLK0125Si5338 Clock is connected to GT CLK2 input
TE0715Quad_112 CLK1125Si5338 Clock is connected to GT CLK2 input
TE0741Quad_115 CLK0, Quad_116 CLK0125Si5338

 

Step to Step to generate the IBERT core:

  1. Create a new IP Location.


  2. Double-click IBERT 7 series GTP (or GTX).


  3. Define the new IBERT. Set the LineRate, select the Quad count, select the Refclk and Clock Source.






  4. Generate the Core.




  5.  Open the Example Design.


  6. Test

 

 

 

 

 

  

 

 

References

...