This reference design configures all available FPGA I/O except main console UART as General Purpose I/O (GPIO).
This reference design configures all available FPGA I/O except main console UART as General Purpose I/O (GPIO).This reference design configures all available FPGA I/O except main console UART as General Purpose I/O (GPIO).