Table of Contents
Refer to https://wiki.trenz-electronic.de/display/PD/TE0710+TRM for online version of this manual and the rest of available documentation.
Trenz Electronic TE0710 is an industrial-grade FPGA module integrating a Xilinx Artix-7 FPGA, two 10/100 Mbit Ethernet PHYs, 512 MByte DDR3 SDRAM, 32 MByte Quad SPI Flash memory for configuration and operation and powerful switching-mode power supplies for all on-board voltages. Numerous configurable I/Os are provided via rugged high-speed strips. All this on a tiny footprint, smaller than a credit card size at very competitive price. All Trenz Electronic SoMs in 4 x 5 cm form factor are mechanically compatible.
Industrial-grade Xilinx Artix-7 FPGA (15T to 100T) , supported by the free Xilinx Vivado WebPACK development tool
Rugged for shock and high vibration
512 MByte DDR3 SDRAM
Dual 10/100 Mbit Ethernet PHY
MAC Address EEPROM
32 MByte QSPI Flash memory (with XiP support)
100 MHz MEMS oscillator
Plug-on module with 2 × 100-pin high-speed hermaphroditic strips
112 FPGA I/Os (51 differential pairs) are available via board-to-board connectors
On-board high-efficiency DC-DC converters
4.0 A x 1.0 V power rail
1.0 A x 1.8 V power rail
1.0 A x 1.5 V power rail
System management and power sequencing
eFUSE bit-stream encryption
AES bit-stream encryption
Evenly-spread supply pins for good signal integrity
NB! Assembly options for cost or performance optimization are available upon request.
Figure 1: TE0710-02 block diagram.
Figure 2: TE0710-02 PCB.
SPI Flash OTP Area
Empty, not programmed
Except serial number programmed by flash vendor.
SPI Flash Quad Enable bit
SPI Flash main arraay
Table 1: TE0710-02 module initial delivery state.
FPGAs I/O banks, voltages and B2B connections:
8 I/O pins
HR banks support voltages from 1.2V to 3.3V.
See Xilinx Artix-7 datasheet (DS181) for voltage ranges.
48 I/O pins
24 LVDS pairs
|Same as above.|
6 I/O pins
3 LVDS pairs
|Same as above.|
50 I/O pins
24 LVDS pairs
|User||Same as above.|
Table 2: FPGA I/O banks.
Please refer to Pin-out tables page for more information.
JTAG access to the Xilinx Artix-7 and System Controller CPLD is provided through B2B connector JM2.
|JTAG Signal||B2B Pin|
Table 3: JTAG interface connector.
JTAGEN pin on B2B connector JM1 is used to control which physical device is accessible via JTAG interface. If this pin is set to low or left open, JTAG interface is enabled for Xilinx Artix-7 FPGA, if set to high, JTAG interface for System Controller CPLD will be enabled.
The use of Xilinx legacy development tools (ISE, iMPACT) is not recommended. iMPACT does not recognize any Xilinx Artix-7 below A100T model.
Special purpose pins are connected to the System Controller CPLD which have following default function:
|Pin Name||Mode||Function||Default Configuration|
|PGOOD||Output||Power Good||Active high when all on-module power supplies are operating properly.||JM1-30|
|RESIN||Input||Reset||Active low, drive low to keep system in reset state (FPGA pin PROG_B will be driven by CPLD).||JM2-18|
|EN1||Input||Reset||Same as RESIN, can be left unconnected.||JM1-28|
|JTAGEN||Input||JTAG Select||Low for normal operation, high (3.3V) to enable JTAG for System Controller CPLD.||JM1-89|
|MODE||-||-||Not used by default, leave open.||JM1-32|
|NOSEQ||-||-||Not used by default, leave open.||JM1-7|
Table 4: Special purpose pins description of the System Controller CPLD.
There are three LEDs available on TE0710-02 SoM. Two are status LEDs, and one can be freely used by user design. The user LED is routed to the FPGA as 'USERLED'.
When the FPGA is not configured the status LEDs will flash continuously. Once the FPGA configuration has completed, the status LEDs can be used by the user FPGA design.
|LED||Color||Connected to||Description and Notes|
|D1||Red||SYSLED2||System Controller status LED, connected to CPLD.|
|D2||Green||SYSLED1||System Controller status LED, connected to CPLD.|
|D3||Red||USERLED||User LED, active LOW, connected to FPGA pin L15.|
Table 5: On-board LEDs.
The TE0710-02 SoM is equipped with two MEMS oscillators to provide clock signals for two on-board Ethernet PHYs and DDR3 SDRAM.
|U9, SiT8008AI-73-XXS-25.000000E||ICs U3, U6 TLK106RHB||Clock signal shared by both Ethernet PHYs.|
|DDR3 SDRAM reference||100 MHz|
|FPGA bank 35, pin F4||Differential clock signal for DDR3 SDRAM IC, U12.|
Table 6: Clocks overview.
An SPI flash memory S25FL256S (U7) is provided for FPGA configuration file storage. After configuration completes the remaining free memory can be used for application data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths. Maximum data rate depends on the selected bus width and clock frequency used.
SPI Flash QE (Quad Enable) bit must be set to high or FPGA is unable to load its configuration from flash during power-on. By default this bit is set to high at the manufacturing plant.
System Controller CPLD (Lattice MachXO2-256HC, U4) is used to control FPGA configuration process. The FPGA is held in reset (by driving the PROG_B signal low) until all power supplies have stabilized.
By driving signal RESIN to low you can reset the FPGA. This signal can be driven from the user’s baseboard PCB via the B2B connector JM2 pin 18.
Input EN1 is also gated to FPGA reset, should be open or pulled up for normal operation. By driving EN1 low, on-board DC-DC converters are not turned off.
User can create their own System Controller design using Lattice Diamond software. Once created it can be programmed into CPLD via JTAG interface.
The TE0710-02 SoM has one 512 MByte volatile DDR3 SDRAM IC (U12) for storing user code and data.
Configuration of the DDR3 memory controller in the FPGA should be done using the MIG tool in the Xilinx Vivado Design Suite IP catalog.
The TE0710-02 is equipped with two The I/O voltage is fixed at 3.3V. The reference clock input for both PHYs is supplied by on-board 25 MHz oscillator (U9). Both Ethernet PHYs are connected to FPGA bank 14 using MII interface. 10/100 Mbit Ethernet PHYs (U3 and U6).
Note: Pin ETH2_INT (power down or interrupt, default function is power down) is connected to FPGA bank 16 (pin D10).
TE0710-02 module is equipped with 2 Kbit serial Electrically Erasable PROM (EEPROM, U14). It provides pre-programmed 48-bit Extended Unique Identifier (EUI-48™) to identify network hardware MAC address which is write-protected to ensure tamper-proof designs. This EEPROM can be accessed by UNI/O® serial interface bus using Manchester encoding techniques. The clock and data are combined into a single, serial bit stream (SCIO), where the clock signal is extracted by the receiver to correctly decode the timing and value of each bit. The bus is controlled by a master device (Xilinx Artix-7) which determines the clock period, controls the bus access and initiates all operations, while the EEPROM works as a slave. Refer to Microchip's 11AA02E48 datasheet for more information.
Power supply with minimum current capability of 2A for system startup is recommended.
|Power Input Pin||Voltage Range||Current|
|VIN||3.3V to 5.5V||Typical 200mA, depends on customer design and setup.|
|3.3VIN||3.3V||Typical 50mA, depends on customer design and setup.|
Table 7: Typical power consumption during normal operation.
VIN and 3.3VIN can be connected to the same power source (3.3 V).
Lowest power consumption is achieved when powering the module from single 3.3V power supply. When using split 3.3V/5V supplies the power consumption (and heat dissipation) will rise, this is due to the DC-DC converter efficiency (it decreases when VIN/VOUT ratio rises).
For highest efficiency of on-board DC-DC regulators, it is recommended to use same 3.3V power source for both VIN and 3.3VIN power rails. Although VIN and 3.3VIN can be powered up in any order, it is recommended to power them up simultaneously.
It is important that all baseboard I/Os are 3-stated at power-on until System Controller sets PGOOD signal high (B2B connector JM1, pin 30), or 3.3V is present on B2B connector JM2 pins 10,12 or 91, meaning that all on-module voltages have become stable and module is properly powered up.
See Xilinx datasheet DS181 (for Artix7) for additional information. User should also check related baseboard documentation when choosing baseboard design for TE0710-02 module.
A 3.3V supply is also needed and must be supplied from the user's PCB. An output 3.3V supply is available on some of the board connector pins (see section 'Power Rails'). The input 3.3VIN will be switched to the internal 3.3V voltage level after the FPGA 1.0V supply is stable. Than 3.3V supply will be available on the B2B connector pins.
The regulators can be powered from the 3.3V supply or a 5V supply if preferred. The options for powering the board are as follows:
Voltages on B2B-
|B2B JM1-Pin||B2B JM2-Pin||Direction||Note|
1, 3, 5
|2, 4, 6, 8||Input||Supply voltage|
|3.3VIN||13, 15||-||Input||Supply voltage|
|VCCIO15||9, 11||-||Input||High range bank voltage|
|VCCIO34||-||7, 9||Input||High range bank voltage|
|3.3V||-||10, 12||Output||Internal 3.3V voltage level|
|JTAG VREF||-||91||Output||JTAG reference voltage (3.3V).|
|1.8V||39||-||Output||Internal 1.8V voltage level|
|1.5V||-||19||Output||Internal 1.5V voltage level|
Table 8: Power rails on B2B connectors.
|FPGA Bank||Schematics Name||Voltage||Range|
|15||VCCIO15||User||HR: 1.2V to 3.3V|
|34||VCCIO34||User||HR: 1.2V to 3.3V|
Table 9: FPGA bank voltages.
See Xilinx Artix-7 datasheet DS181 for allowed voltage ranges.
FPGA Junction Temperature
|Operating Temperature Range|
|TE0710-02-35-2IF||XC7A35T-2CSG324I||-40°C to 100°C||Industrial grade|
|TE0710-02-100-2IF||XC7A100T-2CSG324I||-40°C to 100°C||Industrial grade|
|TE0710-02-35-2CF||XC7A35T-2CSG324C||0°C to 85°C||Commercial grade|
|TE0710-02-100-2CF||XC7A100T-2CSG324C||0°C to 85°C||Commercial grade|
Table 10: Differences between TE0710-02 variants.
VIN supply voltage
|-0.3||7.0||V||EN6347QI, EN5311QI datasheet|
|3.3VIN supply voltage|
|HR I/O banks supply voltage (VCCO)||-0.5||3.6||V||Xilinx datasheet DS181|
|HR I/O banks input voltage||-0.4||VCCO + 0.55||V||Xilinx datasheet DS181|
|Voltage on module JTAG pins|
|VCCO_0 + 0.45||V||VCCO_0 is 3.3V nominal|
Table 11: Absolute maximum ratings.
|VIN supply voltage||2.4||5.5||V||EN5311QI data sheet|
|3.3VIN supply voltage||3.135||3.465||V|
3,3V ± 5%
|HR I/O banks supply voltage (VCCO)||1.14||3.465||V|
Xilinx datasheet DS181
|HR I/O banks input voltage||-0.20||VCCO + 0.2||V|
Xilinx datasheet DS181
|Voltage on JTAG pins||3.135||3.465||V||3,3V ± 5%|
Table 12: Recommended operating conditions.
Commercial grade: 0°C to +70°C.
Industrial: -40°C to +85°C.
Operating temperature range depends also on customer design and cooling solution. Please contact Trenz Electronic for options.
|Please check Xilinx datasheet DS181 for complete list of absolute maximum and recommended operating ratings.|
All dimensions are shown in millimeters.
Figure 3: Physical dimensions of the TE0710-02 SoM.
|2014-03-07||02||Current hardware version||TE0710-02|
|01||First production release|
Hardware revision number is printed on the PCB board together with the module model number separated by the dash.