Download PDF Version of this Document. |
Table of Contents |
Online version of this manual and other related documents can be found at https://wiki.trenz-electronic.de/display/PD/TE0703 |
See page "4 x 5 cm carriers" to get information about the SoMs supported by the TE0703 Carrier Board.
For detailed information about the B2B pin out, please refer to the Master Pinout Table.
Micro SD Card socket is not directly wired to the B2B connector pins, but through a Texas Instruments TXS02612 SDIO port expander, which is needed for voltage translation due to the different voltage levels of the Micro SD Card and MIO bank 501 of the Xilinx Zynq 7000 chip. The Micro SD Card has 3.3V signalling, but the MIO Bank 501 on the Xilinx Zynq 7000 chip is set to 1.8V. !!! (card detect signal...)
TE0703 has on-board USB 2.0 High Speed UART/FIFO FT2232HQ from FTDI. Channel A can only be used in simple UART mode, Channel B can be used as UART, FIFO, JTAG (MPSSE) or High Speed Serial modes. An standard 256 Byte EEPROM to store custom Configuration settings for FT2232H is available. EEPROM settings can be changed using FTDI provided tools that can be downloaded from FTDI website. See FTDI website for more information.
On-board ethernet jack J14 pins are routed to B2B connector JB1. Ethernet jack J14 LED's are all routed to CPLD Bank 1.
TE0703 board has two physical USB sockets:
JTAG access to the CPLD and Xilinx Zynq chip is provided via Mini-USB JTAG Interface (FTDI FT2232H) and controlled by DIP switch S2-3.
There are four LED's onboard:
LED | Color | Description |
---|---|---|
D1 | Red | FTDI UART receive activity |
D2 | Green | FTDI UART transmit activity |
D3 | Red | FL_0 |
D4 | Green | FL_1 |
LED's D3 and D4 are connected to the 4x5 B2B connector pins. Those LEDs can be controlled by FPGA Module
Switch | ON | OFF |
---|---|---|
S2-1 | User configurable, routed to CPLD | User configurable, routed to CPLD |
S2-2 | User configurable, routed to CPLD | User configurable, routed to CPLD |
S2-3 | JTAG enabled for B2B connector JB2 | JTAG enabled for CPLD |
S2-4 | Boot from SD Card | Boot from SPI flash on module |
Power supply with minimum current capability of 3A for system startup is recommended.
Power Consumption
Power Input Pin | Max Current |
---|---|
VIN | 4A |
Typical value: TE0703-05 + TE0715-01 module. SD micro card inserted. Ethernet connected, link up. System booted into Linux prompt and idling. Average power consumption was 5V/0.55A.
Refer to the 4x5 Module Integration Guide for VCCIO voltage options.
If you choose to power IO banks
Jumper J5 | 1-2 | 2-3 | Voltage |
---|---|---|---|
VCCIOA | ON | OFF | 1.8V |
VCCIOA | OFF | ON | 3.3V |
Jumper J8 | 1-2 | 2-3 | Voltage |
---|---|---|---|
VCCIOB | ON | OFF | 1.8V |
VCCIOB | OFF | ON | 3.3V |
Jumper J9 | 1-2 | 2-3 | Voltage |
---|---|---|---|
VCCIOC | ON | OFF | 1.8V |
VCCIOC | OFF | ON | 3.3V |
Jumper J10 | 1-2 | 2-3 | Voltage |
---|---|---|---|
VCCIOD | ON | OFF | 1.8V |
VCCIOD | OFF | ON | 3.3V |
Board is shipped in following configuration:
Switch | Position | Description |
---|---|---|
S2-1 | ON | Mode control MC1. |
S2-2 | ON | Mode control MC0. |
S2-3 | ON | JTAG enabled for B2B JB1 connector. |
S2-4 | OFF | Boot mode set to SD Card. |
Different delivery configurations are available upon request.
Assembly variants for higher storage temperature range are available on request. |
Please check components datasheets for complete list of absolute maximum and recommended operating ratings. |
....
Board size: PCB 100mm × 64.5mm. Notice that the mini USB-B jack on the left and ethernet RJ-45 jack on the right are hanging slightly over the edge of the PCB making the total width of the longer side approximately 106mm. Please download the assembly diagram for exact numbers.
Mating height of the module with standard connectors: 8mm
PCB thickness: 1.65mm
Highest parts on the PCB are USB type A jack and ethernet RJ-45 jack, approximately 15mm. Please download the step model for exact numbers.
All dimensions are given in mm.
Commercial grade: 0°C to +70°C.
Industrial grade: -40°C to +85°C.
Board operating temperature range depends also on customer design and cooling solution. Please contact us for options.
42g - Plain board
13g - VG96 connector x 2
Date | Rrevision | Contributors | Description |
---|---|---|---|
06.09.2016 | Something... |
Date | Revision | Notes | PCN |
---|---|---|---|
- | 01 | Prototypes | |
- | 02 | First series boards | |
- | 03 | Added VCCIO strapping resistors | |
- | 04 | Corrected FTDI EEPROM connection | |
07.09.2016 | 05 | Added VCCIO Jumpers |
Hardware revision number is printed on the PCB board next to the module model number separated by the dash.