<!--
Template Revision 1.6
 -->
Online version of this manual and other related documents can be found at https://wiki.trenz-electronic.de/display/PD/SC-CPLD-Firmware

Table of contents

Overview

CPLD Device with designator U21: LCMX02-256HC

Feature Summary

Firmware Revision and supported PCB Revision

See Document Change History

Product Specification

Port Description

Name / opt. VHD NameDirectionPinBank PowerDescription
C_TCK     in303.3VINJTAG B2B
C_TDI     in323.3VINJTAG B2B
C_TDO     out13.3VINJTAG B2B
C_TMS     in293.3VINJTAG B2B
EN1       in273.3VINPower Enable from B2B Connector (Positive Enable) / Used only for PGOOD feedback
ERR_OUT   in41.8VPS_ERROR_OUT, see ug1085
ERR_STATUSin51.8VPS_ERROR_STATUS, see ug1085 / currently_not_used
JTAGEN    in263.3VINEnable JTAG access to CPLD for Firmware update (zero: JTAG routed to module, one: CPLD access)
MODE      in253.3VINBoot Mode for Zynq/ZynqMP Devices (Flash or SD)
MODE0     out121.8VZynqMP Boot Mode Pin 0
MODE1     out131.8VZynqMP Boot Mode Pin 1
MODE2     out141.8VZynqMP Boot Mode Pin 2
MODE3     out161.8VZynqMP Boot Mode Pin  3
NOSEQ     inout233.3VINusage CPLD Variant depends
PGOOD     out283.3VINModule Power Good.
PHY_LED1  in171.8VETH PHY LED1
TCK     out91.8VJTAG ZynqMP
TDI       out81.8VJTAG ZynqMP
TDO       in101.8VJTAG ZynqMP
TMS       out111.8VJTAG ZynqMP
X0        out20VCCO_65FPGA IO / Firmware Variant
X1        out21VCCO_65FPGA IO / PHY_LED1


Functional Description

JTAG

JTAG signals routed directly through the CPLD to FPGA. Access between CPLD and FPGA can be multiplexed via JTAGEN (logical one for CPLD, logical zero for FPGA) on JM1-89.

Boot Mode

Boot Modes can be selected via B2B Pin Mode. Trenz Electronic provides currently 4 Firmware variants, one for SD/JTAG, one for JTAG/QSPI, one for SD/QSPI and SD/QSPI/JTAG usage.

ModeJTAG/QSPI-VariantSD/JTAG-Variant

SD/QSPI

(default Firmware)

SD/QSPI/JTAG
lowJTAGBoot from SDBoot from SDJTAG Mode, if NOSEQ* is high otherwise boot from SD
highBoot from FlashJTAGBoot from FlashJTAG Mode, if NOSEQ* is high otherwise boot from Flash

For other UltraScale+ Boot Modes options custom firmware is needed, see also Table 11.1 Boot Modes from Xilinx UG1085.

A special FSBL is provided on 2017.4 or newer reference designs to write boot image to QSPI with Xilinx tools (Vivado or SDK) on Boot Mode unequal JTAG .

NOSEQ*: Please check the carrier board documentation, before using the SD/QSPI/JTAG  firmware variant on TE0820. In the most cases special carrier CPLD firmware is needed.

Power

PGOOD is EN1 and not ER_OUT. There is no additional power management controlled by CPLD.

Internal pullup is used for detection, ER_OUT IO powered by 1.8V. To detect power status, also B2B 1.8V or 3.3V output is usable.

X0/X1 Pin

PinDescription
X0*indicate firmware variant and NOSEQ status
X1PHY_LED1

*It's recommended to forward this signal to a carrier LED if status check is needed.

Firmware VariantBlink sequenceCondition
QSPI/JTAG*oooooooif boot mode /= JTAG otherwise const. high if NOSEQ='1' or const low if NOSEQ='0'
JTAG/SD**ooooooif boot mode /= JTAG otherwise const. high if NOSEQ='1' or const low if NOSEQ='0'
QSPI/SD****oooo/************oooo if NOSEQ='1' or ******** if NOSEQ='0'
SD/QSPI/JTAG***oooooif boot mode /= JTAG otherwise const. high if NOSEQ='1' or const low if NOSEQ='0'


Appx. A: Change History

Revision Changes

Document Change History

To get content of older revision  got to "Change History"  of this page and select older document revision number.

DateDocument RevisionCPLD Firmware RevisionSupported PCB RevisionAuthorsDescription

REV03REV02, REV01


  • Update Port Table
  • Rename page

v.13REV03REV02, REV01
  • Revision 03 finished
2018-01-10v.10REV02REV02, REV01John Hartfiel
  • update description - PHY LED correction
2017-08-21v.9REV02REV02, REV01John Hartfiel
  • Revision 02 finished
  • small text updates
2017-08-17v.8REV02REV02, REV01John Hartfiel
  • Revision 02 working in process
  • Boot Mode
  • X1 output
2017-06-08v.4REV01REV01John Hartfiel
  • document style update
2017-03-06v.2REV01REV01John Hartfiel
  • Revision 01 finished
2017-03-06

v.1

REV01REV01


  • Initial release

All


Appx. B: Legal Notices