<!--
Template Revision 1.5
 -->



Online version of this manual and other related documents can be found at https://wiki.trenz-electronic.de/display/PD/SC-CPLD-Firmware



Table of contents

Overview

Firmware for PCB-Master CPLD with designator U5: LCMX02-1200HC.

Feature Summary

Firmware Revision and supported PCB Revision

See Document Change History

Product Specification

Port Description

Name / opt. VHD NameDirectionPinDescription
200MHZCLK_ENout30
BUTTONin77Reset Button
CPLD_JTAG_TCK
91not accessible as IO
CPLD_JTAG_TDI
94not accessible as IO
CPLD_JTAG_TDO
95not accessible as IO
CPLD_JTAG_TMS
90not accessible as IO
DDR3_SCL inout43I2C connected to FPGA
DDR3_SDA inout42I2C connected to FPGA
DONEin18FPGA Done
EN_1V8out58Power Enable
EN_3V3FMCout60Power Enable
EN_FMC_VADJout51Power Enable
F1PWMout98FAN
F1SENSEin99FAN / currently_not_used
FEX_DIR
19/ currently_not_used
FEX0 out12PERST from PCIe slot
FEX1
15/ currently_not_used
FEX10
4/ currently_not_used
FEX11 in10User LED
FEX2
13/ currently_not_used
FEX3
9/ currently_not_used
FEX4
3/ currently_not_used
FEX5
7/ currently_not_used
FEX6
24/ currently_not_used
FEX7
17/ currently_not_used
FEX8
21/ currently_not_used
FEX9
25/ currently_not_used
FMC_PG_C2M
69/ currently_not_used
FMC_PG_M2C
68/ currently_not_used
FMC_PRSNT_M2C_L
70/ currently_not_used
FMC_SCL
49I2C connected to FPGA
FMC_SDA
48I2C connected to FPGA
FMC_TCK
27/ currently_not_used
FMC_TDI
31/ currently_not_used
FMC_TDO
32/ currently_not_used
FMC_TMS
28/ currently_not_used
FMC_TRST
36/ currently_not_used
FPGA_IIC_OE
14I2C FPGA
FPGA_IIC_SCL
1I2C FPGA
FPGA_IIC_SDA
16I2C FPGA
LED1out76Status LED D1 (green)
LTM_1V_IO0
86Power Good
LTM_1V_IO1
88Power Good
LTM_1V5_4V_IO0
85Power Good
LTM_1V5_4V_IO1
83Power Good
LTM_1V5_RUN
74/ currently_not_used
LTM_4V_RUN
75/ currently_not_used
LTM_SCL
67I2C connected to FPGA
LTM_SDA
66I2C connected to FPGA
LTM1_ALERT
65/ currently_not_used
LTM2_ALERT
64/ currently_not_used
PCIE_RSTBin37PERST from PCIe card edge connector
PG_1V8in59Power Good
PG_3V3in61Power Good
PG_FMC_VADJin52Power Good
PLL_SCL inout2I2C SI5338
PLL_SDA inout8I2C SI5338
PROGRAM_Bout20FPGA PROG_B
VID0_FMC_VADJout53FMC EN5365QI power selection pin
VID1_FMC_VADJout54FMC EN5365QI power selection pin
VID2_FMC_VADJout57FMC EN5365QI power selection pin


Functional Description

JTAG

CPLD JTAG is always enabled.

Power

Power sequence on will be executed over 4 States:

State machine restart power sequencing, if on of the power good signal are lost.

FMC VADJ is set to 1.8V.

Reset

PROGRAM_B is controlled by push button after power up sequencing is ready.

CLK

200MHz CLK is enabled after power up.

I2C

Connect SI5338, LTM and FMC, SODIMM I2C and internal FAN Control to FPGA I2C Bus.

FAN1

I2C Baseaddress: 0x74 (changeable with Firmware update). I2C with 8Bit Register Address with 8Bit Data. I2C CLK currently 20 MHz supported.

Write Access:

Register AddressNameDescription
0FAN CTRLEnable FAN1 (Bit7)
1FAN1 PWMFAN1 PWM (0%-100%, Default 80%)


Read Access:

Register AddressNameDescription
0FAN CTRLFAN Control register
1FAN1 RPSFAN1 Revolutions per second

Button

Button is debounced and controls PROG_B signal from FPGA.

LED

LED is used as Status LED for power management and programming. Status depends on blink sequence.

StatusBlink sequenceComment
Error - Power IDLE state********Reset or Main Power Problem
Error - Power PS1 state*****oooPeriphery Power Problem (1.8V, 3.3V, FMC VADJ)
Error - Power PS2 state****ooooDDR Bank Power Problem (1.5V)
Power Ready, FPGA not programmed***ooooo~0,7 Hz, duty cycle 3/8
--**oooooo~0,7 Hz, duty cycle 2/8, currently not used
--*ooooooo~0,7 Hz, duty cycle 1/8, currently not used
User Modeuser defined Power Ready, FPGA programmed, LED is accessible over FEX11


Appx. A: Change History and Legal Notices

Revision Changes

CPLD REV01 to REV02

Document Change History

To get content of older revision  got to "Change History"  of this page and select older document revision number.

<!--
Generate new entry:
1:add new row below first
2:Copy Page Information Macro(date+user) Preview, Page Information Macro Preview, CPLD/PCB(or update)to the empty row
3.Update Metadate =Page Information Macro Preview+1
  -->


DateDocument RevisionCPLD Firmware RevisionSupported PCB RevisionAuthorsDescription


REV02REV01


  • REV02 finished
    Firmware Releases(2017-11-28)
2017-08-06v.4REV01REV01John Hartfiel
  • REV01 finished
2017-05-29

v.1

---


  • Initial release

All


Appx. A: Legal Notices