Template Revision 2.12
- Module: TRM Name always "TE Series Name" +TRM
Example: "TE0728 TRM" - Carrier: TRM Name usually "TEB Series Name" +TRM
Example: "TEB0728 TRM"
|
<!-- tables have all same width (web max 1200px and pdf full page(640px), flexible width or fix width on menu for single column can be used as before) -->
<style>
.wrapped{
width: 100% !important;
max-width: 1200px !important;
}
</style> |
----------------------------------------------------------------------- |
Note for Download Link of the Scroll ignore macro: |
Table of Contents |
Overview
The Trenz Electronic TEBA0714 is a carrier for Trenz Electronic module TE0714 which is an industrial grade module integrated with Xilinx Artix 7.
Refer to http://trenz.org/teba0714-info for the current online version of this manual and other available documentation.
Notes :- short description of the PCB
- Short Link of the wiki resources reference:
|
Key Features
Note: 'description: Important components and connector or other Features of the module → please sort and indicate assembly optionsKey Features' must be split into 6 main groups:- FPGA/Module
- Package:
- Speed:
- Temperature:
- RAM/Storage
- On Board
- Interface
- E.g. ETH, USB, B2B, Display port
- Power
- E.g. Input supply voltage
- Dimension
|
- Module:
- On Board:
- 2 x User LEDs (Red, Green)
- 1 x DONE LED (Red)
- Interface:
- 2 x Pin Header 50 Pol. (FPGA Bank I/Os and Power)
- 2x Samtec 100 Pin LSHM Series Connectors
- 1 x XMOD JTAG/UART Adapter (TE0790)
- 1 x Pin Header 16 Pol. (JTAG, MGT-CLK, Boot Mode, XADC, I/O's)
- 1 x Pin Header 10 Pol. (FPGA Bank I/Os and Power)
- 1 x SFP+ Connectors
- Power:
- 1 x LDO Regulator
- 3.3V Nominal Power supply
- Dimension:
Block Diagram
Main Components
Notes :- Picture of the PCB (top and bottom side) with labels of important components
- Add List below
|
- SMT pin header, J26
- SMT pin header, J27
- Board to Board (B2B) Connector, JM1
- Board to Board (B2B) Connectorr, JM2
- XMOD header, JX1
- Voltage Regulator, U1
- User Red LED, D2
- User Green LED, D1 (Red)
- SFP+ Connector, J1
- User Red LED, D3
- 50 pin header (Not assembled), J20
- 16 pin header (Not assembled), J3,
- 10-pin header (Not assembled), J4
- 50-pin header (Not assembled), J17
Initial Delivery State
Notes :Only components like EEPROM, QSPI flash and DDR3 can be initialized by default at manufacture.If there is no components which might have initial data ( possible on carrier) you must keep the table empty |
Storage device name | Content | Notes |
---|
--- | --- | --- |
|
Configuration Signals
- Overview of Boot Mode, Reset, Enables.
|
Signal | MODE Signal State | Boot Mode | Note |
---|
BOOTMODE | 0 | Slave SelectMAP |
| 1 | Master SPI |
|
|
Signal | B2B | Signal State | Note |
---|
PROG_B | JM1-94 | Active Low | Clear FPGA configuration and initiate a new configuration |
|
Signals, Interfaces and Pins
Notes :- For carrier or stand-alone boards use subsection for every connector type (add designator on description, not on the subsection title), for example:
- For modules which needs carrier use only classes and refer to B2B connector if more than one is used, for example
|
Board to Board (B2B) I/Os
Number of I/O signals and Interfaces connected to the B2B connector:
B2B Connector | Interface | Number of I/O | Notes |
---|
JM1
| User I/O | 52 Single ended, 27 Differential | - | MGT lanes | 4 Differential, 2 lanes |
| MGT reference clock input | 2 Single ended, 1 Differential |
| JTAG | 4 Single ended |
| SoM control signals | 2 Single ended | PROG_B, DONE | JM2 | User I/O | 36 Single ended or 18 differential | - | SFP+ Interface control signals | 8 Single ended |
| QSPI interface | 6 Single ended |
| UART interface | 2 Single ended |
| User LEDs | 2 Single ended | Red, Green | SoM control signals | 1 Single ended | BOOTMODE |
|
On-board Pin Header
TEBA0714 is equipped with four pin headers J17, J20, J3 and J4 which are not assembled on the board, in case of need customer can solder the pins and have access to the signals in the following table.
Pin Header | Interface | Number of I/O | Notes |
---|
J17
| User I/O | 36 Single ended, 18 Differential | Module FPGA Bank 14 | SPI interface | 6 Single ended | - | Power | 4 Single ended | 3.3V, V_CFG | J20 | User I/O | 42 Single ended or 21 differential | Module FPGA Bank 34 | Power | 4 Single ended | 3.3V, V_CFG | User LEDs | 2 Single ended | Red, Green | SoM control signals | 1 Single ended | 'BOOTMODE' | J3 | JTAG | 4 Single ended |
| UART | 2 Single ended | B14_L25, B14_L0 | ADC | 2 Single ended |
| Clock | 2 Single ended, 1 Differential |
| Power | 4 Single ended | 3.3V, V_CFG | Control Signals | 2 Single ended | BOOTMODE, PROG_B | J4 | User I/O | 6 Single ended or 3 differential |
| Power | 2 Single ended | 3.3V, 3.3V_OUT |
|
JTAG Interface Base
JTAG access to the mounted SoM is provided through B2B connector JM1 and JM2 and is also routed to the XMOD JTAG/UART header JX1.
XMOD Header Pin | Schematic | B2B Connector | Pin Header | Note |
---|
A | B14_L25 | JM2-97 | J3-4 | UART Transfer | B | B14_L0 | JM2-99 | J3-7 | UART Receive | E | BOOTMODE | JM2-100 | J3-9 |
| G | PROG_B | JM1-94 | J3-11 |
| C | TCK | JM1-90 | J3-4 |
| D | TDI | JM1-86 | J3-10 |
| F | TDO | JM1-88 | J3-8 |
| H | TMS | JM1-92 | J3-12 |
| 3.3V | 3.3V | JM1-97,99 | J3,J4,J17,J20 | Nominal Input Voltage | VIO | V_CFG | - | J17-45 | Configuration Voltage |
|
The DIP-switch S2 on XMOD Adapter TE0790 must be set as the following table.
S2 | Status | Description | Notes |
---|
1 | ON | Update Mode JTAG access to SC CPLD only |
| 2 | OFF | Must be in OFF state always |
| 3 | OFF | 3.3V is input | supplied from pin headers externally | 4 | OFF | VIO is input | supplied from pin header externally |
|
SFP+ Connector
Pin | Connected to | Notes |
---|
VCCR | 3.3V |
| VCCT | 3.3V |
| VREF | GND |
| TD+/TD- | MGT TX | MGT Lane | RD+/RD- | MGT RX | MGT Lane | TX/FAULT | SFP0_TX_FAUL | SFP_CTRL | TX/DISABLE | SFP0_TX_DIS | SFP_CTRL | MOD-DEF2 | SFP0_SDA | SFP_CTRL | MOD-DEF1 | SFP0_SCL | SFP_CTRL | MOD-DEF0 | SFP0_MT_DEF0 | SFP_CTRL | RS0/RS1 | SFP0_RS0_1 | SFP_CTRL | LOS | SFP0_LOS | SFP_CTRL |
|
SMT Pin Headers
There are two SMT Pin Headers, J26-J27.
J26 is available to choose voltage level for VCCIO34 (FPGA Bank 34) and J27 is provided to set the voltage level of V_CFG (Configuration Voltage). In order to set the voltage level, you should connect it to the corresponding pin with the target value voltage.
SMT Pin Header | VCCIO/VCC | Voltage Level | Notes |
---|
J26 | VCCIO34
| 1.8V |
| 2.5V |
| 3.3V | 3.3V_OUT | J27 | V_CFG
| 1.8V |
| 2.5V | V_CFG0 | 3.3V | 3.3V_OUT |
|
On-board Peripherals
Notes :- add subsection for every component which is important for design, for example:
- Two 100 Mbit Ethernet Transciever PHY
- USB PHY
- Programmable Clock Generator
- Oscillators
- eMMCs
- RTC
- FTDI
- ...
- DIP-Switches
- Buttons
- LEDs
|
Notes :In the on-board peripheral table "chip/Interface" must be linked to the corresponding chapter or subsection |
Chip/Interface | Designator | Notes |
---|
LEDs | D1...3 |
|
|
LEDs
Designator | Color | Connected to | Active Level | Note |
---|
D1 | Green | GLED | Active High |
| D2 | Red | RLED | Active High |
| D3 | Red | DONE | Active Low | DONE pin |
|
Power and Power-On Sequence
In 'Power and Power-on Sequence' section there are three important digrams which must be drawn:- Power on-sequence
- Power distribution
- Voltage monitoring circuit
|
Power Supply
Power supply with minimum current capability of 3A for system startup is recommended.
The on-board voltages of the carrier board will be powered up with an external power-supply with nominal voltage of 3.3V.
Power Consumption
Power Input Pin | Typical Current |
---|
3.3V | * TBD |
|
* TBD - To Be Determined
Power Distribution Dependencies
3.3V can be supplied through Pin Headers on specific pins.
Power-On Sequence
There is no specific power-on sequence. After power on, the module and carrier will be powered on.
Power Rails
Power Rail Name | B2B , JM1 Pin | B2B JM2 Pin | Pin Header J17 | Pin Header J20 | Pin Header J3 | Pin Header J4 | Direction | Notes |
---|
3.3V | 99,97 | - | 5, 46 | 5, 46 | 5 | 5 | Input |
| 1.8V | - | 18 | - | - | - | - | Input | Comes from Module | 3.3V_OUT | 83 | 54 | - | - | - | 6 | Output |
| VCCIO34 | 61 | - | - | 45 | - | - | Output | Variable voltage level | V_CFG | 53 | - | - | - | - | - | Input | Variable voltage level |
|
Board to Board Connectors
- This section is optional and only for modules.
- use "include page" macro and link to the general B2B connector page of the module series,For example: 6 x 6 SoM LSHM B2B Connectors
|
TEBA0714 carrier use two Samtec Razor Beam LSHM Connectors on the bottom side.
Technical Specifications
Absolute Maximum Ratings
Symbols | Description | Min | Max | Unit |
---|
VIN | Input Supply Voltage | -0.3 | 6 | V | T_STR | Storage Temperature | -40 | 125 | °C |
|
Recommended Operating Conditions
Operating temperature range depends also on customer design and cooling solution. Please contact us for options.
Parameter | Min | Max | Units | Reference Document |
---|
VIN | 3.135 | 3.465 | V | 3.3V Nominal Power Supply | T_OPR | -40 | 85 | °C |
|
|
Physical Dimensions
- Module size: 46 mm × 75 mm. Please download the assembly diagram for exact numbers.
- Mating height with standard connectors: 8 mm.
PCB thickness: 1.64 mm.
Currently Offered Variants
Revision History
Hardware Revision History
Date | Revision | Changes | Documentation Link |
---|
2016-06-15 | 01 | | REV01 |
|
Hardware revision number can be found on the PCB board together with the module model number separated by the dash.
Document Change History
- Note this list must be only updated, if the document is online on public doc!
- It's semi automatically, so do following
- Add new row below first
- Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description. --> this point is will be deleted on newer pdf export template
- Metadata is only used of compatibility of older exports
|
Date | Revision | Contributor | Description |
---|
| | | | -- | all | | |
|
Disclaimer