<!--
Template Revision 1.5
 -->


Online version of this manual and other related documents can be found at https://wiki.trenz-electronic.de/display/PD/SC-CPLD-Firmware


Table of contents

Overview

Firmware for PCB CPLD with designator U6. Second CPLD Device in Chain: LCMX02-256HC

2 Firmware variants with swapped external reset input and output direction are available. See TE0729 CPLD#Watchdog section of this document. Firmware (SC729_03_default_teb0729_02_plus.jed) for J2-89 as external reset output and J2-91 as external reset input will be used as default firmware.


Watchdog do not work correctly on all modules with Firmware released before 2017.08.22. Please update Firmware on CPLD. For questions, write to Trenz Electronic support.

Feature Summary

Firmware Revision and supported PCB Revision

See Document Change History

Product Specification

Port Description

Name / opt. VHD NameDirectionPinDescription
BOARD_STATout23STATUS to B2B
BOOT_MODE1in28Boot Mode Pin from B2B
BOOT_MODE2in27Boot Mode Pin from B2B
BOOT1out13Boot Mode Pin to FPGA (MIO4)
BOOT2out12Boot Mode Pin to FPGA (MIO5)
EN_3V3out25Enable 3.3V Switch
F_TCKout8JTAG to FPGA
F_TDIout9JTAG to FPGA
F_TDOin11JTAG from FPGA
F_TMSout10JTAG to FPGA
FPGA_IOin5USR Status output from FPGA
JTAGSEL---26Enable JTAG access to CPLD for Firmware update (zero: JTAG routed to FPGA, one: CPLD access)
nRSTinout16External Reset. Direction Firmware depends, see Watchdog section
nRST_INinout4External Reset. Direction Firmware depends, see Watchdog section
PS_POR_Bin14Reset from Watchdog to FPGA
TCKin30JTAG from B2B
TDIin32JTAG from B2B
TDOout1JTAG to B2B
TMSin29JTAG from B2B
WD_ENin21Watchdog  PL I/O
WD_HITin20Watchdog  PL I/O
WDIout17Watchdog trigger to external Watchdog IC


Functional Description

JTAG

JTAG signals routed directly through the CPLD to FPGA. Access between CPLD and FPGA can be multiplexed via JTAGSEL (logical one for CPLD, logical zero for FPGA) on J2-111.

Power

3.3V (EN_3V3) is enabled on power up.

Boot Mode

Boot Mode Pins routed through the CPLD. MIO2 and MIO3 are connected to GND via resistor.


PinFPGA IO
BOOT_MODE1 (BOOT1)MIO4
BOOT_MODE2 (BOOT2)MIO5


BOOT1BOOT2Boot Mode
00JTAG
01QSPI
10not supported
11SD

Watchdog

Watchdog (TPS3310K33DMVR) is controlled by B2B IO, CPLD, Zynq IO or 1V power supply voltage.

TPS3310K33DMVR WDI Timing Requirenments:





Time-out periodtT(OUT)at WDImin 0,55s, typ 1,1s, max 1,65s
Pulse widthtwat WDI300ns

Firmware Variants:


Figure1: Firmware (SC729_03_teb0729_02_org.jed) for TEB0729 without HW modification,

  • J2-89 external reset input
  • J2-91 external reset output

Figure2: Firmware (SC729_03_default_teb0729_02_plus.jed) for TEB0729 with HW modification,

  • J2-89 external reset output
  • J2-91 external reset input


B2B Control:

2 Variant available,depends on carrier board connection, see Figure 1 and 2. The swapped signals and  nRST_IN pulse limitation on variant 1 are the only difference between this two variants.

Variant 1 (Figure 1, SC729_rev02org.jed):

IOsB2BDirectionDescription
nRSTJ2-89inoutMain Reset to module
nRST_INJ2-91outMain reset to carrier and PS_POR_B for approx. 1,9 us.

Variant 2 (Figure 2, SC729_rev02plus.jed):

IOsB2BDirectionDescription
nRSTJ2-89outMain reset to carrier and PS_POR_B
nRST_INJ2-91inoutMain Reset to module

1V Power supply:

Reset PS, if 1V drop down. Connected on PCB, controlled by WD SENSE pin.

CPLD Control:

CPLD controlled WD on power up until FPGA takes control via WE_EN and WD_HIT input. CPLD WDI pulse frequency is set to approx. 1ms (Pulse width tw(CPLD)=507us )

nRST_IN is set to GND on power up for short time periode

FPGA Control:

WD_HIT pulse will be forwarded to WDI pin, if WE_EN is high and min 16 WD_HIT from FPGA was detected.  WD_EN can't be disabled until module was reboot.

WDI max. pulse width:  tw(FPGA)<tT(out)- tw(CPLD)

Status / GPIO

BOARD_STAT is used as WD restart indicator and as user IO.

ModusCondition
Slow BlinkIf PS_POR_B is low and appr. 16s after PS_POR_B goes up
FPGA_IOUser defined, appr. 16s after PS_POR_B goes up and as long as PS_POR_B is high

Info: On TEB0729, signal is connected to XMOD LED.

Appx. A: Change History and Legal Notices

Revision Changes

CPLD REV03 to REV04

CPLD REV02 to REV03

CPLD REV01 to REV02

Document Change History

To get content of older revision  got to "Change History"  of this page and select older document revision number.

<!--
Generate new entry:
1:add new row below first
2:Copy Page Information Macro(date+user) Preview, Page Information Macro Preview, CPLD/PCB(or update)to the empty row
3.Update Metadate =Page Information Macro Preview+1
  -->


DateDocument RevisionCPLD Firmware RevisionSupported PCB RevisionAuthorsDescription



REV04REV02/REV02plus


  • REV04 finished (released 2020-10-08)
2017-10-25v.17REV03REV02/REV02plusJohn Hartfiel
  • REV03 finished (released 2017-10-25)
2017-08-31v.14REV02REV02/REV02plusJohn Hartfiel
2017-08-23
v.13
REV02REV02/REV02plusJohn Hartfiel
  • REV02 finished
2017-06-07REV02REV02/REV02plus


  • Initial release

All


Legal Notices