<!--
Template Revision 1.6
(HTML comment will not display, it's not needed to remove them. For Template/Skeleton changes, increase Template Revision number. So we can check faster, if the TRM style is up to date)
-->

Download PDF version of this document.


Table of Contents

Overview

Refer to https://wiki.trenz-electronic.de/display/PD/TE0725LP+TRM for online version of this manual and the rest of available documentation of the product.
 

The Trenz Electronic TE0725LP is a low cost small-sized FPGA module integrating a Xilinx Artix-7 and 32 MByte Flash memory for configuration and operation.

Key Features

Block Diagram

Main Components

  1. Xilinx Artix-7 FPGA, U1
  2. 128K I2C CMOS serial EEPROM, U2
  3. Low-power programmable oscillator @25.000000 MHz, U3
  4. Cypress S26KS512S 512-Mbit (64-MByte) 1.8V HyperFlash™ memory, U4
  5. Low VIN high-efficiency step-down converter (1.5A max.), U5
  6. Low VIN high-efficiency step-down converter (1.5A max.), U6
  7. 1.8V, 256-MBit (32-MByte) quad SPI serial flash memory, U7
  8. Ultra-low supply-current voltage monitor with optional watchdog, U8
  9. 50-pin header placeholder for breadboard connector, J1
  10. 50-pin header placeholder for breadboard connector, J2
  11. 14-pin header placeholder for connector, J3
  12. JTAG/UART connector, JB1
  13. Red LED (SYSLED), D2

Initial Delivery State

  
I2C EEPROMEmpty

Boot Process

Boot...

Signals, Interfaces and Pins

I/O Banks

BankVCCIOB2B I/ONotes
03.3V0JTAG
143.3V0 (3)3 I/O in XMOD-JTAG - for use as UART
151.8V0used for optional hyper RAM
162.5V0used for optional optical fiber transceiver
34User select420R resistor option to select 3.3V
35User select420R resistor option to select 3.3V

JTAG Interface

JTAG access to the Xilinx Artix-7 device is provided through connector JB1. 

SignalPin Number
TCKJB1-4
TDOJB1-8
TDIJB1-10
TMSJB1-12

Connector JB1 (2 x 6 pin header) is compatible with XMOD-JTAG adapter TE0790. This adapter can be inserted from top onto the TE0725LP, if JB1 is fitted with male pin header. Optionally JB1 can be fitted with pin header from bottom, in that case the JTAG cable connector must be on the base board.

When XMOD-JTAG is connected to the JB1, then additionally USB UART is available, and the push-button on the XMOD works as configuration reset.

When using XMOD-JTAG please check its DIP-switch S2 settings to be sure that correct power and I/O reference voltages ares set. TE0790 can be in some cases used to power up TE0725LP, however this is not recommended. TE0790-01 can not supply enough power for TE0725LP (LED may blink but the module is not operating properly, especially in case of larger and more sophisticated FPGA designs).

On-board LEDs

There is one red LED connected to the FPGA bank 14, pin M16.

LEDColorFPGANotes
D2RedM16SYSLED

Connectors

All connectors are are for 100mil headers, all connector locations are in 100 mil grid.

 

Power and Power-On Sequence

To power-up a module, power supply with minimum current capability of 1A is recommended.

Power Supply

TE0725LP needs one single power supply with nominal of 3.3V.

Power Consumption

FPGADesignTypical Power, 25C ambient
A100TNot configuredTBD*

*TBD - To Be Determined.

Actual power consumption depends on the FPGA design and ambient temperature.

Power-On Sequence

There is no specific or special power-on sequence, single power source is needed as VIN, rest of the sequence is automatic.

Variants Currently In Production

Module Variant

FPGA Chip Model

PL Clock

VIN Supply Voltage

TE0725LP-01-100-2CXC7A100T-2CSG324C25 MHz3.3 V
TE0725LP-01-100-2DXC7A100T-2CSG324C25 MHz1.8 V
TE0725LP-01-100-2LXC7A100T-2CSG324C25 MHz1.8 V

Technical Specifications

Absolute Maximum Ratings

Parameter

MinMax

Units

Reference document

3.3V supply voltage

-0.1

3.6

V

 
HR I/O banks supply voltage (VCCO)-0.53.6VXilinx datasheet DS181
HR I/O banks input voltage-0.4VCCO + 0.55VXilinx datasheet DS181

Storage Temperature

-40

+85

°C

 

Recommended Operating Conditions

 

 ParameterMinMaxUnitsReference document
VIN supply voltage3.1353.45V 
HR I/O banks supply voltage (VCCO)1.143.465VXilinx datasheet DS181
HR I/O banks input voltage-0.20VCCO + 0.20VXilinx datasheet DS181
Operating Temperature0+85

°C

 
Please check Xilinx datasheet DS181 for complete list of absolute maximum and recommended operating ratings for the Artix-7 device.

Physical Dimensions

Please note that two different units are used on the figures below, SI system millimeters (mm) and imperial system thousandths of an inch(mil). This is because of the 100mil pin headers used, see also explanation below. To convert mils to millimeters and vice versa use formula 100mil's = 2,54mm.

 

All 100 mil pin headers are in 100 mil grid, the M3 mounting holes are in 50 mil grid aligned to the centers of the 100mil headers. The module is symmetrical, turning it 180 degrees will keep all I/O and Power pins in both 50 pin headers in compatible places.

Operating Temperature Ranges

Commercial grade modules

All parts conform to at least commercial temperature range of 0°C to +70°C.

Industrial grade modules

All parts are at least industrial temperature range of -40°C to +85°C.

The module operating temperature range depends on customer design and cooling solution. Please contact us for options.

Weight

8.5 g Plain module.

Revision History

Hardware Revision History

DateRevision

Notes

PCNDocumentation Link
2016-07-21

01

Prototypes

  

Hardware revision number is printed on the PCB board together with the module model number separated by the dash.

Document Change History 

 Date

Revision

ContributorsDescription

Jan Kumann

Initial version.

Disclaimer