<!-- Template Revision 1.64 (HTML comments will be not displayed in the document, no need to remove them. For Template/Skeleton changes, increase Template Revision number. So we can check faster, if the TRM style is up to date). --> |
<!-- General Notes: If some section is CPLD firmware dependent, make a note and if available link to the CPLD firmware description. It's in the TE shop download area in the corresponding module -> revision -> firmware folder. --> |
<!-- General Notes: Designate all graphics and pictures with a number and a description. For example "Figure 1: TE07xx-xx Block Diagram" or "Table 1: Initial delivery state". "Figure x" and "Table x" have to be formatted to bold. --> |
Download PDF version of this document. |
Table of Contents |
Refer to https://shop.trenz-electronic.de/de/Download/?path=Trenz_Electronic/XMOD/TE0791 for downloadable version of this manual and additional technical documentation of the product. |
The Trenz Electronic TE0791-01 is an adapter board for use with the XMOD TE0790 board. The adapter board provides several connector types to get access to the signals and interfaces of the XMOD board. As further option footprints are available for JST Wire-To-Board IDC connectors with two different pin-assignments.
Figure 1: TE0791-01 block diagram.
Figure 2: TE0790-02 main components. Top side view
The 2x6 pin header (2.54mm grid size, male) J2 of the TE0791 board have to be connected to the corresponding XMOD pin header on the TE0790 board. The signal assignment of the pin header on the TE0790 board depends on the configuration of its System Controller CPLD firmware.
The pin assignment on the TE0791 adapter board is the same as on the TE0790 XMOD board:
Signal | J2 Pin Name | J2 Pin Name | Signal |
---|---|---|---|
GND | 1* | GND | |
User Defined | C | A | User Defined |
VIO | VDD 3.3V | ||
User Defined | D | B | User Defined |
User Defined | F | E | User Defined |
User Defined | H | G | User Defined / Button (Reset_n) |
Table 1: Pin header J2 signal assignment. *pin 1 on header J2 of the adapter board
On the female 1-row 6-pin header (2.54mm grid size, female) J8 are the XMOD signals C, D, F and H available. At standard System Controller CPLD firmware, this signals create the JTAG interface of the XMOD board:
J8 Pin Number | J8 Pin Name | Signal | Note |
---|---|---|---|
1 | VIO | VCCIO | depends on TE0790 voltage settings |
2 | GND | Ground | - |
3 | C | TCK | - |
4 | D | TDO | - |
5 | F | TDI | - |
6 | H | TMS | - |
Table 2: Pin header J8 signal assignment with standard TE0790 CPLD firmware
On the 2x6 PMOD header J1 are all XMOD signals A - H available. The pin- and signal-assignment with standard System Controller CPLD firmware of the XMOD board are as follows:
Note | Signal | J1 Pin Name | J1 Pin Number | J1 Pin Number | J1 Pin Name | Signal | Note |
---|---|---|---|---|---|---|---|
- | UART TXD | A | 7 | 1 | C | TCK | - |
- | UART RXD | B | 8 | 2 | D | TDO | - |
usable as GPIO | LED on TE0790 | E | 9 | 3 | F | TDI | - |
usable as GPIO | Button on TE0790 | G | 10 | 4 | H | TMS | - |
- | Ground | GND | 11 | 5 | GND | Ground | - |
- | VCC / VCCIO | 3.3V | 12 | 6 | 3.3V | VCC / VCCIO | - |
Table 3: PMOD J1 signal assignment with standard TE0790 CPLD firmware
On the TE0791 board are footprints available for 10-pin JST Wire-To-Board IDC connectors J4 and J5 with two different pin-assignments, where all XMOD signals A - H are available. The pin- and signal-assignment with standard System Controller CPLD firmware of the XMOD board are as follows:
usable as GPIO
Pin Name | J4 Pin Number | J5 Pin Number | Signal | Note |
---|---|---|---|---|
A | 1 | 10 | UART TXD | |
B | 3 | 8 | UART RXD | - |
C | 2 | 9 | TCK | - |
D | 4 | 7 | TDO | - |
E | 5 | 6 | LED on TE0790 | |
F | 7 | 5 | TDI | - |
G | 6 | 4 | Button on TE0790 | - |
H | 8 | 3 | TMS | - |
VIO | 9 | 2 | VCC / VCCIO | - |
GND | 10 | 1 | Ground | - |
Table 4:
On the TE0791 board are footprints available for 6-pin JST Wire-To-Board IDC connectors J3 and J6 with two different pin-assignments, where the XMOD signals C, D, F and H are available. At standard System Controller CPLD firmware, this signals create the JTAG interface of the XMOD board:
Pin Name | J3 Pin Number | J6 Pin Number | Signal | Note |
---|---|---|---|---|
C | 6 | 1 | TCK | - |
D | 5 | 2 | TDO | - |
F | 4 | 3 | TDI | - |
H | 3 | 4 | TMS | - |
VIO | 2 | 5 | VCC / VCCIO | - |
GND | 1 | 6 | Ground | - |
Table 4:
Module size: 24,65mm × 20,02mm. Please download the assembly diagram for exact numbers.
Mating height with standard pin headers: 9.5 mm.
PCB thickness: 1.6 mm.
Highest part on PCB: approx. 7 mm on top side, 5 mm on bottom side. Please download the step model for exact numbers.
All dimensions are given in millimeters and mil.
Figure 3: Board physical dimensions drawing.
Date | Revision | Notes | PCN | Documentation Link |
---|---|---|---|---|
- | 01 | current available revision | - | TE0791-01 |
Table 5: Board hardware revision history.
<!-- Generate new entry: 1.add new row below first 2.Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number 3.Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description. --> |
Date | Revision | Contributors | Description |
---|---|---|---|
Ali Naseri | initial document |
Table 6: Document change history.