<!-- Template Revision 1.5 --> |
Online version of this manual and other related documents can be found at https://wiki.trenz-electronic.de/display/PD/SC-CPLD-Firmware |
Table of contents |
Firmware for PCB CPLD with designator U7. CPLD Device in Chain: LCMX02-256HC
See Document Change History
| Name / opt. VHD Name | Direction | Pin | Bank Power | Description |
|---|---|---|---|---|
| C_LED / LED1 | out | 17 | 3.3V | Green LED D4 |
| DONE | in | 28 | 3.3V | FPGA Done signal |
| F_TCK / C_TCK | out | 9 | 3.3V | FPGA JTAG |
| F_TDI / C_TDI | out | 21 | 3.3V | FPGA JTAG |
| F_TDO / C_TDO | in | 5 | 3.3V | FPGA JTAG |
| F_TMS / C_TMS | out | 4 | 3.3V | FPGA JTAG |
| GND | 10 | 3.3V | GND | |
| GND | 11 | 3.3V | GND | |
| GND | 12 | 3.3V | GND | |
| GND | 13 | 3.3V | GND | |
| GND | 14 | 3.3V | connected to GND | |
| JTAGMODE | 26 | 3.3V | Enable JTAG access to CPLD for Firmware update (zero: JTAG routed to module, one: CPLD access) | |
| MODE | in | 16 | 3.3V | / currently_not_used |
| PG_ALL | in | 27 | 3.3V | Power sense from 1.8V/3.3V |
| PGOOD | inout | 25 | 3.3V | Power Good. Low, if power failed, internal pullup activated |
| PROG_B | out | 23 | 3.3V | FPGA Prog_B |
| RESIN | in | 8 | 3.3V | external reset from B2B |
| TCK / M_TCK | in | 30 | 3.3V | B2B JTAG |
| TDI / M_TDI | in | 32 | 3.3V | B2B JTAG |
| TDO / M_TDO | out | 1 | 3.3V | B2B JTAG |
| TMS / M_TMS | in | 29 | 3.3V | B2B JTAG |
| XIO | out | 20 | 3.3V | FPGA IO from Bank14 H26 / 24.18MHz CLK from CPLD internal Osc. |
JTAG signals routed directly through the CPLD to FPGA. Access between CPLD and FPGA can be multiplexed via JTAGEN (logical one for CPLD, logical zero for FPGA) on JM1-89.
PROG_B is RESIN and PG_ALL.
PG_ALL is used for PROG_B Reset and LED.
PGOOD is set low, if PG_ALL failed otherwise high impedance. Internal pullup is activated.
| LED D4 Green | |||
|---|---|---|---|
| Status | Blink Sequence | Priority | Comment |
| Reset | ******** | 1 | external Reset is set |
| Power failed | *****ooo | 2 | PG_ALL Problem (1.8V or 3.3V) |
| PGOOD Low | ****oooo | 3 | PGOOD is set low from carrier. Module Power OK |
| DONE | *ooooooo | 4 | Module not programmed |
| Ready | OFF | 5 | Module ready and programmed |
CPLD REV01 to REV02
To get content of older revision got to "Change History" of this page and select older document revision number.
<!-- Generate new entry: 1:add new row below first 2:Copy Page Information Macro(date+user) Preview, Page Information Macro Preview, CPLD/PCB(or update)to the empty row 3.Update Metadate =Page Information Macro Preview+1 --> |
| Date | Document Revision | CPLD Firmware Revision | Supported PCB Revision | Authors | Description |
|---|---|---|---|---|---|
| REV02 | REV02,REV03 |
| |||
| v.2 | REV01 | REV02,REV03 | John Hartfiel |
| |
| 2017-06-07 | v.1 | REV01 | REV02,REV03 |
| |
| All |