<!--
Template Revision 1.5
 -->


Online version of this manual and other related documents can be found at


Table of contents

Overview

TEF1002 SC CPLD design for MAX10 with designator U11:  10M08SAU169C8G.

Feature Summary

Firmware Revision and supported PCB Revision

See Document Change History.

Product Specification

Port Description

VHDL Port nameDirectionSC CPLD PinConnected toFunctionNotes
ACBUS0
A4FTDI U4, pin 22GPIO's available to user











currently not used/implemented

(FIFO or other FTDI functions when FTDI reprogrammed)











ACBUS1
B4FTDI U4, pin 23
ACBUS2
A5FTDI U4, pin 24
ACBUS3
B5FTDI U4, pin 25
ACBUS4
A6FTDI U4, pin 26
ACBUS5
B6FTDI U4, pin 27
ACBUS6
A7FTDI U4, pin 28
ACBUS7
A8FTDI U4, pin 29
ADBUS4
A2FTDI U4, pin 17
ADBUS5
B2FTDI U4, pin 18
ADBUS6
A3FTDI U4, pin 19
ADBUS7
B3FTDI U4, pin 20
P_TCKING2FTDI U4, pin 12Forwarded JTAG signals from FTDI chip. Signal names: TCK, TDI, TDO, TMS



(FIFO or other FTDI functions when FTDI reprogrammed)



P_TDIINF5FTDI U4, pin 13
P_TDOOUTF6FTDI U4, pin 14
P_TMSING1FTDI U4, pin 15
M_TCKOUTH5JB2, pin 1004x5 Module JTAG



Bank with VCCIO is VREF_JTAG from Module



M_TDIOUTJ2JB2, pin 96
M_TDOINJ1JB2, pin 98
M_TMSOUTH6JB2, pin 94
FMC_TCKOUTF8J1, pin D29FMC JTAG




TRST not used



FMC_TDIOUTM7J1, pin D30
FMC_TDOINN7J1, pin D31
FMC_TMSOUTM8J1, pin D33
FMC_TRST
N8J1, pin D34
PCIE_TCK
L11J3, pin A5PCIe JTAG




Currently not used




PCIE_TDI
N12J3, pin A6
PCIE_TDO
M12J3, pin A7
PCIE_TMS
M13J3, pin A8
PCIE_TRST
G10J3, pin B9
PCIE_PERSTINF12J3, pin A11Indication that PCIe Bus is up (power, clocks)
EN_FMCOUTL4U14, pin 9Enable switched 3.3V FMC powerpulled down
EN_FMC_VADJOUTK7U1, pin 41Enable IO power FMC_VADJpulled down
EN_PEROUTF13Q4, pin 5Enable perepherie power 3V3_PERpulled down
FAN_FMC_ENOUTK8Q1, pin 5Enable FMC FANfloating during configuration (no pull down)
FMC_PG_C2MOUTM5J1, pin D1Indicate that all FMC related powers are uppulled up
FMC_PRSNT_M2C_LINE9J1, pin H2Indicate if FMC installedLow when FMC present
FMC_SCLOUTJ8J1, pin C31I2C 2-wire serial busMUX in CPLD
FMC_SDAINOUTF9J1, pin C30
PG_FMC_VADJINJ6U1, pin 35Indicate FMC VADJ power is up
FF_RSTLOUTB9J13, pin 6  and J18, pin 6Reset configurationBoth FF are resetted simultanously when pulled LOW
FFA_INTLINE8J13, pin 5Indicate interrrupt

LOW when fault condition, pulled up

FFA_MPRSINC10J13, pin 3Indicate FF Module installedLOW when Module present, pulled up
FFA_MSELOUTC9J13, pin 4Select attached FF ModulePull low to use I2C
FFA_SCLOUTD6J13, pin 8I2C 2-wire serial busMUX in CPLD
FFA_SDAINOUTE6J13, pin 7
FFB_INTLINA10J18, pin 5Indicate interrruptLOW when fault condition, pulled up
FFB_MPRSINA11J18, pin 3Indicate FF Module installedLOW when Module present, pulled up
FFB_MSELOUTB10J18, pin 4Select attached FF ModulePull low to use I2C
FFB_SCLOUTD8J18, pin 8I2C 2-wire serial busMUX in CPLD
FFB_SDAINOUTA9J18, pin 7
CPLD_IO_1INB12JB1, pin 88(M)IOs from 4x5 Module(M)IOs used for ETH PHY LEDs

CPLD_IO_2INA12JB1, pin 92(M)IOs from 4x5 Module
M10_RST
D1

TP22




Not used


M10_RX
E4TP24
M10_TX
E3TP23
EN1OUTD11JB1, pin 27Enable on module powerDepends on module, on some similar to reset.
MODEOUTB11JB1, pin 31Boot Mode selectionFor Zynq modules only. (LOW → SD, HIGH → primary QSPI)
NOSEQOUTE13JB1, pin 8Disable module CPLD power managementDepends on module. On some modules no extended CPLD power management avaialble.
PGOODINOUTC11JB1, pin 29Power good signal

This is only for monitoring, do not use as powerenable! Pulled up.

RESINOUTE12JB2, pin 17Module ResetAktive LOW
M3.3VOUTINM4JB2, pin 9 and 11Indicates module power is up

Used for perepherie power enable. Floating when no module installed (no pull down).

SFPA_LOSINM10J12, pin 8SFP signal lossHIGH indicates signal loss
SFPA_M-DEF0INF10J12, pin 6SFP modul absentHIGH when module physically absent
SFPA_RS0OUTN10J12, pin 7SFP rate select RXLOW for 1000BASE-SX, HIGH for 10GBASE-SR
SFPA_RS1OUTM11J12, pin 9SFP rate select TXLOW for 1000BASE-SX, HIGH for 10GBASE-SR
SFPA_SCLOUTL10J12, pin 5I2C 2-wire serial busMUX in CPLD
SFPA_SDAINOUTN9J12, pin 4
SFPA_TX_DISOUTM9J12, pin 3SFP transmitter disableHIGH disables transmitter
SFPA_TX_FAULTING9J12, pin 2Indicates SFP laser faultHIGH indicates fault
VID0_FMC_VADJOUTE10U1, pin 34FMC_VADJ Voltage selectChip internal pulled up


VID1_FMC_VADJOUTJ7U1, pin 33
VID2_FMC_VADJOUTL5U1, pin 32
VID0INK6S2-1For FMC_VADJ Voltage select





VID1INN5S2-2
VID2INN4S2-3
FMC_JTAGINL3S2-6Select FMC JTAG port
CM0INM3S2-7SoM enable power
CM1INL2S2-8SoM Bootmode
CM2INK2S3-1disable SoM pwersequenzing
USR0INK1S3-2FMC VADJ power enablealso if no FMC installed
USB_OCIND9U12, pin 5

BUTTONINN6S1Module reset button
LED1OUTJ5D1user LED
LED2OUTK5D2
LED_D4OUTC2D4Status LED
PHY_LED1OUTD12J9Phy LEDs







PHY_LED1ROUTC13J9
PHY_LED2OUTB13J9
PHY_LED2ROUTC12J9
A_00_NINJ10JB1, pin 38SDA IN "three wire" I2C
A_00_PINK10JB1, pin 36SCL IN"three wire" I2C
A_01_NOUTL12JB1, pin 35TX dataRGPIO
A_01_POUTK11JB1, pin 37SDA OUT"three wire" I2C
A_02_NINJ12JB1, pin 41RX CLKRGPIO
A_02_PINK12JB1, pin 39RX dataRGPIO
A_03_N
H10JB1, pin 44Module to CPLD communicationcurrently not used
A_03_P
J9JB1, pin 42
A_04_N
H13JB1, pin 47
A_04_P
J13JB1, pin 45
A_05_N
H8JB1, pin 57
A_05_P
H9JB1, pin 55
A_06_N
G12JB1, pin 49
A_06_PING13JB1, pin 51I2C GPIO MUX 0I2C MUX also used for FireFlys MSEL
A_07INL13JB1, pin 34I2C GPIO MUX 1


Functional Description

Power Management


Status LED


FMC VADJ Power


SFP control


FFA & FFB control


JTAG MUX


Module control


RESET


I2C MUX


PHY LEDs


RGPIO

The RGPIO is for communiction betweenn SoC and SC CPLD it handels the signals:

Signal VHDLnameFunctionNotes
SOC read (11)PCIE_PERSTIndication that PCIe Bus is up (power, clocks)
SoC write (17)EN_FMCEnable switched 3.3V FMC powerpulled down
SoC write (15)PWR_EN_SignalEnable perepherie power 3V3_PERused for EN_PER
SOC read (15)FMC_PRSNT_M2C_LIndicate if FMC installedLow when FMC present
SoC write (16)FMC_PWR_setTurn on FMC Powerused for EN_FMC_VADJ and FAN_FMC_EN
SOC read (14)PG_FMC_VADJIndicate FMC VADJ power is up
SoC write (23)FF_RSTLReset configurationBoth FF are resetted simultanously when pulled LOW
SOC read (21)FFA_INTLIndicate interrrupt

LOW when fault condition, pulled up

SOC read (13)FFA_MPRSIndicate FF Module installedLOW when Module present, pulled up
SOC read (20)FFB_INTLIndicate interrruptLOW when fault condition, pulled up
SOC read (22)FFB_MPRSIndicate FF Module installedLOW when Module present, pulled up
SOC read (17)SFPA_LOSSFP signal lossHIGH indicates signal loss
SOC read (18)SFPA_M-DEF0SFP modul absentHIGH when module physically absent
SoC write (21)SFPA_RS0SFP rate select RXLOW for 1000BASE-SX, HIGH for 10GBASE-SR
SoC write (20)SFPA_RS1SFP rate select TXLOW for 1000BASE-SX, HIGH for 10GBASE-SR
SoC write (22)SFPA_TX_DISSFP transmitter disableHIGH disables transmitter
SOC read (19)SFPA_TX_FAULTIndicates SFP laser faultHIGH indicates fault
SoC write (19)LED1user LEDs
SoC write (18)LED2



USR LED




Appx. A: Change History and Legal Notices

Document Change History

To get content of older revision go to "Change History" of this page and select older document revision number.

<!--
Generate new entry:
1:add new row below first
2:Copy Page Information Macro(date+user) Preview, Page Information Macro Preview, CPLD/PCB(or update)to the empty row
3.Update Metadate =Page Information Macro Preview+1
  -->

Revision Changes

DateDocument RevisionCPLD Firmware RevisionSupported PCB RevisionAuthorsDescription

REV01REV01


initial version

All


Legal Notices