



Supply from B2B Connector

The B2B connector power supply requires a single nominal 5 V DC power supply. The power is usually supplied to the module through the 5 V contacts (5Vb2b) of B2B connector J5 (see [J5 Pin-out](#)). The recommended minimum supply voltage is 4 V. The maximum supply voltage is 5.5 V. The recommended maximum continuous supply current is 1.5 A.

Supply from USB Connector

The module is powered by the USB connector if the following conditions are met:

- the module is equipped with an USB connector,
- the module is connected to a USB bus,
- no power supply is provided by B2B connectors.

In this case, other components (e.g. extension or carrier boards) may also be powered by the corresponding 5 volt line (5V) of B2B connector J5.

## FPGA I/O banks power supply

Spartan-6 architecture organizes I/Os into four I/O banks, see the table below for supply voltage used for each bank.

Bank	Supply Voltage
B0	VCCIO0
B1	1.5V
B2	3.3V
B3	3.3V

### FPGA banks VCCIO power supply


VCCIO0 voltage can be configured in 3 ways:

- **2.5V** - When resistor **R103 is populated** and resistor **R102 is not populated**.
- **3.3V** - When **R103 is not populated** and resistor **R102 is populated**.
- **1.2 V ÷ 3.3 V (External supply)** - When **R103 is not populated** and **R102 is not populated**. In this case external supply source have to be connected to pins 1, 2, 3, 4 of J4 B2B connector<sup>(1)</sup>.

<sup>(1)</sup> See Spartan-6 documentation for VCCIO power range.




Others options of VCCIO0 power supply are not supported and can damage the FPGA!



**Example of VCCIO0 assembly not dependent on 2.5V power rail. The other way is also possible.**

See the figure below to locate R102 and R103 on PCB.




**R102 and R103 location**

Note that some of Spartan-6 I/O types are partially compatible, so pins of compatible types can be used as inputs for signal of other type. See "[Spartan-6 FPGA SelectIO Resources](#)" page 38 for detailed information.

## Power-on Reset

During power-on, the /RESET line is first asserted. Thereafter, the supply voltage supervisor monitors the power supply rail 3.3V and keeps the /RESET line active (low) as long as the supply rail remains below the threshold voltage (2.93 volt). An internal timer delays the return of the /RESET line to the inactive state (high) to ensure proper system reset prior to a regular system start-up. The typical delay time  $t_d$  of 200 ms starts after the supply rail has risen above the threshold voltage.



### Reset on power-on

After this delay, the /RESET line is reset (high) and the FPGA configuration can start. When the supply rail voltage drops below the threshold voltage, the /RESET line becomes active (low) again and stays active (low) as long as the rail voltage remains below the threshold voltage (2.93 volt). Once the rail voltage raises again and remains over the threshold voltage for more than the typical delay time  $t_d$  of 200 ms, the /RESET line returns to the inactive state (high) to allow a new system start-up.