### **TE0835 CPLD**

### Table of contents

- 1 Table of contents
- 2 Overview
  - 2.1 Feature Summary
  - 2.2 Firmware Revision and supported PCB Revision
- 3 Product Specification
  - 3.1 Port Description
  - 3.2 Functional Description
    - 3.2.1 JTAG3.2.2 Power

    - 3.2.3 Power-on Sequencing
    - 3.2.4 LED
    - 3.2.5 User IO
    - 3.2.6 Boot Mode
- 4 Appx. A: Change History and Legal Notices
  - 4.1 Revision Changes
  - 4.2 Document Change History
  - o 4.3 Legal Notices
  - 4.4 Data Privacy
  - 4.5 Document Warranty
  - 4.6 Limitation of Liability
  - 4.7 Copyright Notice
  - 4.8 Technology Licenses
  - 4.9 Environmental Protection
  - o 4.10 REACH, RoHS and WEEE

### Overview

Firmware for RFSoC module CPLD with designator U31: LCMX02-640HC

### **Feature Summary**

- Firmware
- Power Management
- JTAG routing
- Boot Mode
- User IO
- LED

# Firmware Revision and supported PCB Revision

See Document Change History

## **Product Specification**

## **Port Description**

| Name / opt.<br>VHD Name | Direction Pin Bank<br>Power | Description |
|-------------------------|-----------------------------|-------------|
|-------------------------|-----------------------------|-------------|

| PWR_STATUS     | out   | 36 | 1.8<br>V_CPLD | Output for Status-LED (After successful configuration of FPGA is connected automatically with FPGA_IO0) |
|----------------|-------|----|---------------|---|
| MODE0          | out   | 35 | 1.8<br>V_CPLD | ZynqMP boot mode pin 0  |
| PG_VCCRF       | in    | 34 | 1.8<br>V_CPLD | Power Good input from PWR_PRE   |
| SRST_B         | out   | 33 | 1.8<br>V_CPLD | FPGA external system reset / currently_not_used   |
| PROG_B         | out   | 32 | 1.8<br>V_CPLD | FPGA reset PL configuration logic / currently_not_used  |
| PG_GR2         | in    | 31 | 1.8<br>V_CPLD | Power control input from PWR_PS and PWR_DDR   |
| MIO28_UART1_TX | out   | 29 | 1.8<br>V_CPLD | UART Transmition pin / currently_not_used   |
| MIO28_UART1_RX | in    | 28 | 1.8<br>V_CPLD | UART Receive pin / currently_not_used   |
| FPGA_IO0       | out   | 27 | 1.8<br>V_CPLD | FPGA GPIO / User LED  |
| FPGA_IO1       | inout | 26 | 1.8<br>V_CPLD | FPGA GPIO / User dip switch interface   |
| EN_PS_PL       | out   | 14 | 3.3<br>V_CPLD | Power enable for PWR_CORE , PWR_PS and PWR_GT   |
| EN_GR1         | out   | 15 | 3.3<br>V_CPLD | Power enable for PWR_GT and PWR_PS  |
| EN_RF_ADC      | out   | 16 | 3.3<br>V_CPLD | Power enable for PWR_ADC  |
| PG_RF_DAC      | in    | 17 | 3.3<br>V_CPLD | Power control input from PWR_DAC  |
| EN_VCCRF       | out   | 18 | 3.3<br>V_CPLD | Power enable for PWR_PRE  |
| EN_GR2         | out   | 19 | 3.3<br>V_CPLD | Power enable for PWR_DDR , PWR_GT and PWR_PS  |
| PG_PS_PL       | in    | 20 | 3.3<br>V_CPLD | power control input from PWR_CORE , PWR_GT and PWR_PS   |
| PG_GR1         | in    | 21 | 3.3<br>V_CPLD | Power control input from PWR_GT and PWR_PS  |
| PG_RF_ADC      | in    | 23 | 3.3<br>V_CPLD | Power control input from PWR_ADC  |
| EN_RF_DAC      | out   | 24 | 3.3<br>V_CPLD | Power enable for PWR_DAC  |
| MODE2          | out   | 2  | 1.8<br>V_CPLD | ZynqMP boot mode pin 2  |
| MODE1          | out   | 3  | 1.8<br>V_CPLD | ZynqMP boot mode pin 1  |
| POR_B          | out   | 4  | 1.8<br>V_CPLD | Power-On reset signal   |
| MODE3          | out   | 5  | 1.8<br>V_CPLD | ZynqMP boot mode pin 3  |
| INIT_B         | in    | 7  | 1.8<br>V_CPLD | FPGA PL initialization activity and configuration error signal / currently_not_used                     |
| F_TDI          | out   | 8  | 1.8<br>V_CPLD | JTAG ZynqMP   |

| F_TMS       | out | 9  | 1.8<br>V_CPLD | JTAG ZynqMP  |
|-------------|-----|----|---------------|--|
| F_TCK       | out | 10 | 1.8<br>V_CPLD | JTAG ZynqMP  |
| F_TDO       | in  | 11 | 1.8<br>V_CPLD | JTAG ZynqMP  |
| DONE        | in  | 12 | 1.8<br>V_CPLD | FPGA PL configuration done indicator   |
| JTAG_TDO    | out | 48 | 3.3<br>V_CPLD | JTAG_B2B   |
| JTAG_TDI    | in  | 47 | 3.3<br>V_CPLD | JTAG_B2B   |
| JTAG_TCK    | in  | 45 | 3.3<br>V_CPLD | JTAG_B2B   |
| JTAG_TMS    | in  | 44 | 3.3<br>V_CPLD | JTAG_B2B   |
| CPLD_IO0    | in  | 43 | 3.3<br>V_CPLD | BOOT Mode input pin 0  |
| CPLD_IO1    | in  | 42 | 3.3<br>V_CPLD | BOOT Mode input pin 1  |
| CPLD_JTAGEN | in  | 41 | 3.3<br>V_CPLD | Enable JTAG access to CPLD for Firmware update (zero: JTAG routed to module, one: CPLD access)   |
| CPLD_IO2    | in  | 40 | 3.3<br>V_CPLD | CPLD IO to B2B / Used as dip switch interface on the carrier board (After successful configuration of FPGA is connected automatically with FPGA_IO1) |
| CPLD_IO3    | out | 38 | 3.3<br>V_CPLD | CPLD IO to B2B/ Used as power good, can be used to enable carrier periphery power  |
| RESETN      | in  | 37 | 3.3<br>V_CPLD | Reset pin (Active low)   |

## **Functional Description**

#### **JTAG**

JTAG signals routed directly through the CPLD to FPGA. Access between CPLD and FPGA can be multiplexed via JTAGEN (logical one for CPLD, logical zero for FPGA) on B2B. In the carrier board TEB0835 can be activated this pin with S1-4 dip switch.

| CPLD_JTAGEN (B2B J1-30) | S1-4 on TEB0835 Carrier Board | Description |  |
|-------------------------|-------------------------------|-------------|--|
| 0                       | OFF                           | FPGA access |  |
| 1                       | ON                            | CPLD access |  |

#### **Power**


In this module the CPLD is responsible for controlling the power of the module. There are different power regulators or DC/DC converters whose outputs can be controlled by an enable signal. At the same time the outputs can also be monitored by power-good signals.


| EN_PS_PL  | PG_PS_PL  | PWR_CORE PWR_PS PWR_GT        | VCCINT, VCINT_IO, VCCBRAM PSINTLP/PSINTFP,PSINTFP_DDR MGTAVCC                    | PL<br>PS_LP<br>/PS_FP<br>GTH                 | LTM4662EY<br>LTM4644EY<br>TPS82085            | 5V/0.835V<br>5V/0.85V<br>5V/0.9V         |
|-----------|-----------|-------------------------------|--|--|---|--|
| EN_GR1    | PG_GR1    | PWR_PS PWR_GT PWR_GT          | PSAUX,PSADC,PSIO/VCCAUX,VCCAUX_IO /PS_DDR_PLL PSMGTRAVCC/MGTVCCAUX PSPLL/MGTAVTT | PS_LP/PL<br>/PS_FP<br>PS_FP/GTH<br>PS_LP/GTH | TPS82085<br>EP53A7LQI<br>EN6347QI             | 5V/1.8V<br>5V/0.85V<br>5V/1.2V           |
| EN_GR2    | PG_GR2    | PWR_PS PWR_GT PWR_DDR PWR_DDR | VCC_B88_HD PS_MGTRAVTT DDR_2V5 DDR_1V2   | PS_LP PS_FP DDR DDR                          | TPS82085<br>EP53A7HQI<br>TPS82085<br>TPS82085 | 5V/3.3V<br>5V/1.8V<br>5V/2.5V<br>5V/1.2V |
| EN_VCCRF  | PG_VCCRF  | PWR_PRE                       | VCCINT_AMS, APRE_1V15, APRE_3V3  | ADC and DAC                                  | LTM4644EY                                     | 5V/0.8534V,1.15<br>V,3.3V                |
| EN_RF_ADC | PG_RF_ADC | PWR_ADC<br>PWR_ADC            | ADC_AVCC ADC_AVCCAUX   | ADC<br>ADC                                   | TPS74401<br>TPS74401                          | 1.15V/0.925V<br>3.3V/1.8V                |
| EN_RF_DAC | PG_RF_DAC | PWR_DAC PWR_DAC PWR_DAC       | DAC_AVCC DAC_AVCCAUX DAC_AVTT  | DAC DAC DAC                                  | TPS74801<br>TPS74801<br>TPS74801              | 5V/0.925V<br>5V/1.8V<br>5V/2.5V          |

### **Power-on Sequencing**

According to the Xilinx instructions the power regulator or DC-DC converter must be switched on or off in a certain order. This is called power-on or power-off sequencing. To implement power-on sequencing correctly, a state machine must be running there. In the following you can see the State Machine Diagram.







| Stage  | Control                 | Voltage Domains       | Signal Monitoring to change stage |
|--------|-------------------------|-----------------------|-----------------------------------|
| IDLE   |                         |                       | RESETN                            |
| STAGE1 | EN_PS_PL enabled (High) | 0.853V, 0.85V, 0.9V   | PG_PS_PL                          |
| STAGE2 | EN_GR1 enabled (High)   | 1.8V, 0.85V, 1.2V     | PG_GR1                            |
| STAGE3 | EN_GR2 enabled (High)   | 3.3V, 1.8V            | PG_GR2                            |
| STAGE4 | EN_VCCRF enabled (High) | 0.8534V, 1.158V, 3.3V | PG_VCCRF                          |

| STAGE5   | EN_RF_ADC enabled (High)            | 0.925V, 1.8V       | PG_RF_ADC |
|----------|-------------------------------------|--------------------|-----------|
|          | EN_RF_DAC enabled (High)            | 0.925V, 1.8V, 2.5V | PG_RF_DAC |
| WAIT_RDY |                                     |                    |           |
| RDY      | por enabled (High)                  |                    | pg_all    |
|          | en1 enabled (High) if DONE is High. |                    |           |

- pg\_all <= PG\_PS\_PL & PG\_GR1 & PG\_GR2 & PG\_VCCRF & PG\_RF\_ADC & PG\_RF\_DAC
- If por is high then POR\_B (power-on reset signal) will be deactivated.

#### **LED**

| States                      | Blink<br>Sequence        | Comment  |
|-----------------------------|--------------------------|--|
| IDLE                        | 000000000                | Power Sequencing can not start. RESETN is active.  |
| Stage 1                     | 0000000000               | The correct voltage in one of the following nets are failed: VCCINT, VCINT_IO, VCCBRAM, PSINTLP, PSINTFP_DDR, MGTAVCC                                  |
| Stage 2                     | 0000000000               | The correct voltage in one of the following nets are failed: PSAUX, PSADC, PSIO, VCCAUX, VCCAUX_IO, PS_DDR_PLL, PSMGTRAVCC, MGTVCCAUX, PSPLL, MGTAVTT  |
| Stage 3                     | 0000000000               | The correct voltage in one of the following nets are failed: VCC_B88_HD, PS_MGTRAVTT, DDR_2V5 , DDR_1V2  |
| Stage 4                     | 0000000000°<br>0*0*0*0*  | The correct voltage in one of the following nets are failed: VCCINT_AMS, APRE_1V15, APRE_3V3   |
| Stage 5                     | 00000000°0*<br>0*0*0*0*  | The correct voltage in one of the following nets are failed: ADC_AVCC, ADC_AVCCAUX, DAC_AVCC, DAC_AVCCAUX, DAC_AVTT                                    |
| WAIT_RDY / RDY and DONE='0' | 0000000*0*0*<br>0*0*0*0* | Power is ok. But the FPGA is not yet configured.   |
| pg_all = '0'                | 00000*0*0*0*0<br>*0*0*0* | An unknown error has occurred. The power supply must be switched off.  |
| USR (RDY and DONE='1')      | User defined             | Power is ok and the FPGA is configured successfully. LED can be controlled by user, when Power is OK and FPGA part is programmed (DONE signal is high) |

• The period for erery blink (\*o) is 0.5sec.

#### **User IO**

- FPGA\_IO1 (AE16 of RFSoC) is connected with CPLD\_IO2 (S1-3 Dip switch on the carrier board) when the FPGA is programmed correctly otherweise this pin is high impedance. After configuration of the FPGA can user use this pin as input.
- FPGA\_IO0 (AE18 of RFSOC) is connected with LED on the RFSoC module (D1) if the FPGA is programmed completely otherweise this LED (D1) blinks according to the state of the power-on sequencing. After configuration of the FPGA can be controlled this LED (D1) by user.

If the FPGA correctly programmed (DONE signal is high) and the power-on sequencing state is RDY then the User IOs can be shown in the following table:

| Function    | Interface   | Schematic | FPGA Pin | Note  |
|-------------|-------------|-----------|----------|---|
| USER signal | B2B (J1-32) | FPGA_IO1  | AE16     | source by TEB0835 Dip Switch S1-3, in case FPGA is programmed |
| LED (D1)    |             | FPGA_IO0  | AE18     | controls LED, in case FPGA is programmed                      |

#### **Boot Mode**

Boot Modes can be selected via B2B Pin Mode.

| B2B Pin J1-28 (CPLD IO1) | B2B Pin J1-26 (CPLD IO0) | Boot Mode         |
|--------------------------|--------------------------|-------------------|
| 0                        | 0                        | Boot from PS JTAG |
| 0                        | 1                        | Boot from QSPI    |
| 1                        | 1                        | Boot from SD Card |

# Appx. A: Change History and Legal Notices

## **Revision Changes**

- REV00 to REV01

  - transfer verilog to vhdl
     power stagemachine, add power down cyclus on error state
     bugfix: Power Good(CPLD\_IO3) depends now on module power sequencing

  - LED status changed
     LED controllable by USR after power up
     CPLD\_IO2 connected to FPGA IO (can be controlled by user)
  - o constrains and buffer changes for JTAG

### **Document Change History**

To get content of older revision got to "Change History" of this page and select older document revision number.

| Date | Document Revision | CPLD<br>Firmware<br>Revision | Supported<br>PCB<br>Revision | Authors     | Description                |
|------|-------------------|------------------------------|------------------------------|-------------|----------------------------|
|      |                   | REV01                        | REV02, REV01                 |             | • REV01                    |
|      |                   |                              |                              |             | release<br>(firmware       |
|      |                   |                              |                              | Error       | release<br>2020-10-<br>27) |
|      |                   |                              |                              | rendering   | 21)                        |
|      |                   |                              |                              | macro       |                            |
|      |                   |                              |                              | 'page-info' |                            |
|      |                   |                              |                              | Ambiguou    |                            |
|      |                   |                              |                              | s method    |                            |
|      |                   |                              |                              | overloadin  |                            |
|      |                   |                              |                              | g for       |                            |
|      |                   |                              |                              | method      |                            |
|      |                   |                              |                              | jdk.        |                            |
|      |                   |                              |                              | proxy241.\$ |                            |
|      |                   |                              |                              | Proxy3496   |                            |
|      |                   |                              |                              | #hasConte   |                            |
|      |                   |                              |                              |             |                            |

# Error rendering macro 'pageinfo'

Ambiguous method overloading for method jdk. proxy241.\$Proxy3496#hasCon tentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang. String, class com.atlassian. confluence.pages.Page] due to overlapping prototypes between: [interface com. atlassian.confluence.user. ConfluenceUser, class java. lang.String, class com. atlassian.confluence.core. ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com. atlassian.confluence.core. ContentEntityObject]

# Error rendering macro 'pageinfo'

Ambiguous method overloading for method jdk. proxy241.\$Proxy3496#hasCon tentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang. String, class com.atlassian. confluence.pages.Page] due to overlapping prototypes between: [interface com. atlassian.confluence.user. ConfluenceUser, class java. lang.String, class com. atlassian.confluence.core. ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com. atlassian.confluence.core.

ContentEntityObject]

ntLevelPer mission. Cannot resolve which method to invoke for [null, class java.lang. String, class com. atlassian. confluence .pages. Page] due to overlappin g prototypes between: [interface com. atlassian. confluence .user. Confluenc eUser, class java. lang. String, class com. atlassian. confluence .core. ContentEn tityObject] [interface com.

atlassian.

|            |     |       |       | user.User, class java. lang. String, class com. atlassian. confluence .core. ContentEn tityObject]  |   |
|------------|-----|-------|-------|---|---|
| 2020-08-18 | v.4 | REV00 | REV01 | Ivan Girshchenko / Mohsen<br>Chamanbaz  | • REV00 release (firmware release 2019-12-18) |
|            | All |       |       | Error rendering macro 'page-info'  Ambiguou s method overloadin g for method jdk. proxy241.\$ Proxy3496 #hasConte ntLevelPer mission. Cannot resolve which method to invoke for |   |

[null, class java.lang. String, class com. atlassian. confluence .pages. Page] due to overlappin g prototypes between: [interface com. atlassian. confluence .user. Confluenc eUser, class java. lang. String, class com. atlassian. confluence .core. ContentEn tityObject] [interface com. atlassian. user.User, class java. lang. String, class com. atlassian. confluence

|  |  | .core.      |  |
|--|--|-------------|--|
|  |  | ContentEn   |  |
|  |  | tityObject] |  |
|  |  |             |  |
|  |  |             |  |

### **Legal Notices**

### **Data Privacy**

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

### **Document Warranty**

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

### **Limitation of Liability**

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

### **Copyright Notice**

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

### **Technology Licenses**

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license

#### **Environmental Protection**

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

### REACH, RoHS and WEEE

**REACH** 

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

#### RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

#### WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

#### Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.proxy241.\$Proxy3496#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com. atlassian.confluence.user.ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]