TE0808 SK Demo1

Table of contents

- 1 Table of contents
- 2 Overview
 - o 2.1 Key Features
 - 2.2 Revision History
 - 2.3 Release Notes and Know Issues
 - o 2.4 Requirements
 - 2.4.1 Software
 - 2.4.2 Hardware
 - o 2.5 Content
 - 2.5.1 Design Sources
 - 2.5.2 Additional Sources
 - 2.5.3 Prebuilt
 - 2.5.4 Download
- 3 Design Flow
- 4 Launch
 - 4.1 Programming
 - 4.1.1 Get prebuilt boot binaries
 - 4.1.2 QSPI
 - 4.1.3 SD
 - 4.1.4 JTAG
 - o 4.2 Usage
 - 4.2.1 Linux
 - 4.2.2 Vivado Hardware Manager
- 5 System Design Vivado
 - 5.1 Block Design
 - 5.1.1 PS Interfaces
 - o 5.2 Constrains
 - 5.2.1 Basic module constrains
- 6 Software Design Vitis
 - 6.1 Application
 - 6.1.1 zynqmp_fsbl
 - 6.1.2 zynqmp_fsbl_flash
 - 6.1.3 zynqmp_pmufw
 - 6.1.4 hello te0808
 - 6.1.5 u-boot
- 7 Software Design PetaLinux
 - o 7.1 Config
 - 7.2 U-Boot
 - o 7.3 Device Tree
 - o 7.4 Kernel
 - o 7.5 Rootfs
 - 7.6 Applications
- 8 Additional Software
 - o 8.1 SI5345
- 9 Appx. A: Change History and Legal Notices
 9.1 Document Change History

 - o 9.2 Legal Notices
 - 9.3 Data Privacy
 - 9.4 Document Warranty
 - o 9.5 Limitation of Liability
 - o 9.6 Copyright Notice
 - 9.7 Technology Licenses
 - 9.8 Environmental Protection
 - o 9.9 REACH, RoHS and WEEE

Linux with basic periphery of TE0808 Starterkit (TEBF0808 Carrier).

Refer to http://trenz.org/te0808-info for the current online version of this manual and other available documentation.

Key Features

- Vitis/Vivado 2019.2
- petalinux
 Linux Debian 9 (Stretch) or Linux Ubuntu 18.04 (Bionic Beaver)
- DisplayPort
- TEBF0808
- USB
- ETH (use EEPROM MAC)
- MAC from EEPROM
- PCle
- SATA
- SD
- I2C
- RGPIO
- DP
- user LED access
- Modified FSBL for Si5338 programming
 Special FSBL for QSPI Programming

Revision History

Date	Vivado	Project Built	Authors	Description
2020-05-11	2019.2	TE0808-SK_DEMO1_noprebuilt-vivado_2019.2-build_11_20200511131530.zip TE0808-SK_DEMO1-vivado_2019.2-build_11_20200511131516.zip	Mohsen Chamanbaz	initial release

Design Revision History

Release Notes and Know Issues

Issues	Description	Workaround/Solution	To be fixed version
No known issues			

Known Issues

Requirements

Software

Software	Version	Note
Vitis	2019.2	needed, Vivado is included into Vitis installation
PetaLinux	2019.2	needed
SD Card Formatter		format SD Card
Win32 DiskImager		burn generated image on SD
SI ClockBuilder Pro		optional

Software

Hardware

Basic description of TE Board Part Files is available on TE Board Part Files.

Complete List is available on <design name>/board_files/*_board_files.csv

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	ЕММС	Others	Notes
TE0808-ES1	es1_2gb	REV03 REV02	2GB	64MB	NA	NA	Not longer supported by vivado
TE0808-ES2	es2_2gb	REV04 REV03	2GB	64MB	NA	NA	Not longer supported by vivado
TE0808-2ES2-	2es2_2gb	REV04 REV03	2GB	64MB	NA	NA	Not longer supported by vivado
TE0808-04-09EG-1EA	9eg_1e_2gb	REV04	2GB	64MB	NA	NA	
TE0808-04-09EG-1EB	9eg_1e_4gb	REV04	4GB	64MB	NA	NA	
TE0808-04-09EG-1ED	9eg_1e_4gb	REV04	4GB	64MB	NA	1 mm connectors	
TE0808-04-09EG-2IB	9eg_2i_4gb	REV04	4GB	64MB	NA	NA	
TE0808-04-15EG-1EB	15eg_1e_4gb	REV04	4GB	64MB	NA	NA	
TE0808-04-09EG-1EE	9eg_1e_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-09EG-1EL	9eg_1e_4gb	REV04	4GB	128MB	NA	1 mm connectors	
TE0808-04-09EG-2IE	9eg_2i_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-15EG-1EE	15eg_1e_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-06EG-1EE	6eg_1e_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-06EG-1E3	6eg_1e_4gb	REV04	4GB	128MB	NA	1 mm connectors	
TE0808-04-6GI21-L	6eg_2i_4gb	REV04	4GB	128MB	NA	1 mm connectors	
TE0808-04-6GI21-A	6eg_2i_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-6BI21-A	6eg_1i_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-9GI21-A	9eg_2i_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-9BE21-A	9eg_1e_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-6BE21-L	6eg_1e_4gb	REV04	4GB	128MB	NA	1 mm connectors	
TE0808-04-6BE21-A	6eg_1e_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-9BE21-L	9eg_1e_4gb	REV04	4GB	128MB	NA	1 mm connectors	
TE0808-04-BBE21-A	15eg_1e_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-6BI21-X	6eg_1i_4gb	REV04	4GB	128MB	NA	NA	U41 replaced with schottky diodes

Hardware Modules

Note: Design contains also Board Part Files for TE0808 only configuration, this boart part files are not used for this reference design.

Design supports following carriers:

Carrier Model	Notes
TEBF0808	Used as reference carrier. Important: CPLD Firmware REV07 or newer is recommended

Hardware Carrier

Additional HW Requirements:

Additional Hardware	Notes
Cooler	It's recommended to use cooler on ZynqMP device

USB Cable	Connect to USB2 or better USB3 Hub for proper power supply over USB
DP Monitor	Optional HW Not all monitors are supported, also adapter to other standards can make trouble. Design was tested with DELL U2412M
Micro USB to USB A Adapter	Adapter for USB Hub
USB HUB	To connect Mouse and Keyboard simultaneously
USB Keyboard	need for Ubuntu/Debian GUI
USB Mouse	need for Ubuntu/Debian GUI
DP Cable	
Sata Disk	Optional HW
SATA Cable	Optional HW
PCIe Card	Optional HW
ETH Cable	Optional HW Ethernet works with DHCP, but can be setup also manually
SD Card	16GB

Additional Hardware

Content

For general structure and of the reference design, see Project Delivery - AMD devices

Design Sources

Туре	Location	Notes
Vivado	<design name="">/block_design <design name="">/constraints <design name="">/ip_lib</design></design></design>	Vivado Project will be generated by TE Scripts
Vitis	<design name="">/sw_lib</design>	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation
PetaLinux	<design name="">/os/petalinux</design>	PetaLinux template with current configuration

Design sources

Additional Sources

Туре	Location	Notes
SI5345	<design name="">/misc/Si5345</design>	SI5345 Project with current PLL Configuration

Additional design sources

Prebuilt

File	File-Extension	Description
BIF-File	*.bif	File with description to generate Bin-File

BIN-File	*.bin	Flash Configuration File with Boot-Image (Zynq-FPGAs)
BIT-File	*.bit	FPGA (PL Part) Configuration File
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports		Report files in different formats
Hardware-Platform-Specification-Files	*.xsa	Exported Vivado Hardware Specification for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
OS-Image	*.ub	Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk)
Image		Generic Linux kernel binary image file
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems
Device Tree Blob File	*.dtb	Contains a Device Tree Blob

Prebuilt files (only on ZIP with prebult content)

Download

Reference Design is only usable with the specified Vivado/SDK/PetaLinux/SDx version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

• TE0808 "SK DEMO1" Reference Design

Design Flow



Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

- AMD Development Tools#XilinxSoftware-BasicUserGuides
- Vivado Projects TE Reference Design
- Project Delivery.

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup. cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/SDK GUI. For currently Scripts limitations on Win and Linux OS see: Project Delivery Currently limitations of functionality

1. _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:

- 2. Press 0 and enter to start "Module Selection Guide"
- 3. (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example x:\<design name>)
- 4. Create Project (follow instruction of the product selection guide), settings file will be configured automatically during this process)
 - a. (optional for manual changes) Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd"
 Note: Select correct one, see alsoTE Board Part Files
 - i. Important: Use Board Part Files, which ends with *_tebf0808
- 5. Create XSA and export to prebuilt folder
 - a. Run on Vivado TCL: TE::hw_build_design -export_prebuilt
 - Note: Script generate design and export files into \prebuilt\hardware\<short dir>. Use GUI is the same, except file export to prebuilt folder
- 6. Create Linux (bl31.elf, uboot.elf, Image and system.dtb) with exported XSA
 - a. XSA is exported to "prebuilt\hardware\<short name>"

Note: HW Export from Vivado GUI create another path as default workspace.

Create Linux images on VM, see PetaLinux KICKstart

- i. Use TE Template from /os/petalinux/
- ii. Execute the script file for Debian/Ubuntu
- 7. Add Linux files (bl31.elf, uboot.elf, Image and system.dtb) to prebuilt folder
 - a. "prebuilt\os\petalinux\<ddr size>" or "prebuilt\os\petalinux\<short name>"
- 8. Generate Programming Files with Vitis
 - a. Run on Vivado TCL: TE::sw_run_vitis -all
 - Note: Scripts generate applications and bootable files, which are defined in "sw_lib\apps_list.csv"
 - b. (alternative) Start SDK with Vivado GUI or start with TE Scripts on Vivado TCL: TE::sw_run_vitis
 - Note: TCL scripts generate also platform project, this must be done manuelly in case GUI is used. See Vitis
- 9. Preparing SD card for SD Filesystem and hard disk for HD Filesystem See Programming section

Launch

For basic board setup, LEDs... see: TEBF0808 Getting Started

Programming



Check Module and Carrier TRMs for proper HW configuration before you try any design.

Xilinx documentation for programming and debugging: Vivado/SDK/SDSoC-Xilinx Software Programming and Debugging

Get prebuilt boot binaries

1. _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell

- 2. Press 0 and enter to start "Module Selection Guide"
 - a. Select assembly version
 - b. Validate selection
 - c. Select Create and open delivery binary folder

Note: Folder (roject foler>/_binaries_<Artikel Name>) with subfolder (boot_<app name>) for different applications will be generated

QSPI

Not used in this example.

SD

- 1. Format the SD Card with SD Card Formatter or other tool
- 2. Write the Debian image or Ubuntu image file on SD Card with Win32DiskImager
- 3. select the device tree depending on your ROOTFS location:
 - a. system_sd.dtb: This file ist used, if the root file system is located on SD card.
 - b. system_harddisk.dtb: This file ist used, if the root file system is located on hard disk.
 - c. Note: To use one of the DTB files, this file must be renamed to system.dtb
- 4. Rename selected device tree to system.dtb (for Hard Disk usage, see also "Hard Disk (optional)")
- 5. Copy Petalinux Image (not use image.ub), system.dtb and Boot.bin files on SD-Card.
 - use files from (rom (cee: Get prebuilt boot binaries
 - or use prebuilt file location, see <design_name>/prebuilt/readme_file_location.txt
- 6. Set Boot Mode to SD-Boot.
 - Depends on Carrier, see carrier TRM.
- 7. Insert SD-Card in SD-Slot.

JTAG

Not used on this Example.

Usage

- 1. Prepare HW like described on section TE0808 StarterKit#Programming
- 2. Connect UART USB (JTAG XMOD)
- 3. Select SD Card as Boot Mode (or QSPI depending on step 1)

Note: See TRM of the Carrier, which is used.

- 4. (Optional) Insert PCIe Card (detection depends on Linux driver. Only some basic drivers are installed)
- 5. (Optional) Connect Sata Disc
- 6. (Optional) Connect DisplayPort Monitor (List of usable Monitors: https://www.xilinx.com/support/answers/68671.html)
- 7. (Optional) Connect Network Cable
- 8. Power On PCB

Note: 1. ZynqMP Boot ROM loads PMU Firmware and FSBL from SD into OCM, 2. FSBL loads ATF(bl31.elf) and U-boot from SD/QSPI into DDR, 3. U-boot load Linux from SD into DDR.

Linux

- 1. Open Serial Console (e.g. putty)
 - a. Speed: 115200
 - b. COM Port: Win OS, see device manager, Linux OS see dmesg |grep tty (UART is *USB1)
- 2. Linux Console:

Note: Wait until Linux boot finished For Linux Login use:

- a. User Name: root
- b. Password: root
- 3. You can use Linux shell now.
- 4. Debian Desktop
 - a. Use connected mouse + keyboard for interaction with GUI
 - b. Start the GUI with the command: startx
 - c. Web Browser Dillo open console and type dillo or use browser
 - d. open console and start video or audio with "mplayer <video or audio file>"
- 5. Ubuntu Desktop
 - a. Use connected mouse + keyboard for interaction with GUI
 - b. Start the GUI with the command: startx

- c. Web Browser Mozilla firefox can be used.
- d. Audio or Vider file can also be performed directly in GUI

Hard Disk (optional)


To locate root file system on Hard disk:

- 1. Plug in SD Card that you have prepared mit root file system t will automatically in BOOT directory two DTB file generated
- 2. Plug in Hard Disk in Sata port on the carrier board
- 3. Format the hard disk by the following command:
 - a. mkfs.ext4 /dev/sda
- 4. Edit the fstab file in directory /etc/ to mount hard disk by the following commands:
 - a. mkdir/media/harddisk
 - b. nano /etc/fstab
 - c. Add this line to the fstab file and save it: /dev/sda /media/harddisk/ defaults 0 3
 - d. Reboot
- 5. Copy entire root file system in directory ROOTFS from SD card to hard disk by the following commands:
 - a. cd/media/ROOTFS
 - b. cp -r ./ /media/harddisk
- 6. Edit the fstab file in directory /media/harddisk/etc/ by the following commands and save it:
 - a. nano /media/harddisk/etc/fstab
 - b. Edit this line to the fstab file: /dev/sda /media/harddisk/ defaults 0 1
 - c. Comment this line: #/dev/mmcblk1p2 /media/ROOTFS defaults 0 1
- 7. Shutdown the system
- 8. Format the SD card
- 9. Rename the Device Tree Blob file system_harddisk.dtb to system.dtb
- 10. Copy the following files to SD Card:
 - a. Image
 - b. BOOT.bin
 - c. system.dtb
- 11. Plug in the SD Card and turn on the system

Vivado Hardware Manager

System Design - Vivado

Block Design





Block Design

PS Interfaces

Activated interfaces:

Туре	Note
DDR	
QSPI	MIO
SD0	MIO
SD1	MIO
I2C0	MIO
UART0	MIO
GPIO0	MIO
SWDT01	
TTC03	
GEM3	MIO
USB0	MIO/GTP
SATA	GTP
DisplayPort	EMIO/GTP
PCle	MIO/GTP
CAN0	EMIO
PJTAG0	MIO

PS Interfaces

Constrains

Basic module constrains

_i_bitgen.xdc

set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current_design]

_i_io.xdc

```
#System Controller IP
 #LED_HD SC0 J3:31
 #LED_XMOD SC17 J3:48
 #CAN RX SC19 J3:52 B47_L2_P in
 #CAN TX SC18 J3:50 B47_L2_N out
 #CAN S SC16 J3:46 B47_L3_N out
set_property PACKAGE_PIN J14 [get_ports BASE_sc0]
set_property PACKAGE_PIN G13 [get_ports BASE_sc5]
set_property PACKAGE_PIN J15 [get_ports BASE_sc6]
set_property PACKAGE_PIN K15 [get_ports BASE_sc7]
set_property PACKAGE_PIN A15 [get_ports BASE_sc10_io]
set_property PACKAGE_PIN B15 [get_ports BASE_sc11]
set_property PACKAGE_PIN C13 [get_ports BASE_sc12]
set_property PACKAGE_PIN C14 [get_ports BASE_sc13]
set_property PACKAGE_PIN E13 [get_ports BASE_sc14]
set_property PACKAGE_PIN E14 [get_ports BASE_sc15]
set_property PACKAGE_PIN A13 [get_ports BASE_sc16]
set_property PACKAGE_PIN B13 [get_ports BASE_sc17]
set_property PACKAGE_PIN A14 [get_ports BASE_sc18]
set_property PACKAGE_PIN B14 [get_ports BASE_sc19]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc0]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc5]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc6]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc7]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc10_io]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc11]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc12]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc13]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc14]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc15]
set property IOSTANDARD LVCMOS18 [get ports BASE sc16]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc17]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc18]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc19]
# PLL
#set_property PACKAGE_PIN AH6 [get_ports {si570_clk_p[0]}]
#set_property IOSTANDARD LVDS [get_ports {si570_clk_p[0]}]
#set_property IOSTANDARD LVDS [get_ports {si570_clk_n[0]}]
# Clocks
#set_property PACKAGE_PIN J8 [get_ports {B229_CLK1_clk_p[0]}]
#set_property PACKAGE_PIN F25 [get_ports {B128_CLK0_clk_p[0]}]
# SFP
#set_property PACKAGE_PIN G8 [get_ports {B230_CLK0_clk_p}]
# B230 RX3 P
#set_property PACKAGE_PIN A4 [get_ports {SFP1_rxp}]
# B230 TX3 P
#set_property PACKAGE_PIN A8 [get_ports {SFP1_txp}]
# B230_RX2_P
#set_property PACKAGE_PIN B2 [get_ports {SFP2_rxp}]
# B230_TX2_P
#set_property PACKAGE_PIN B6 [get_ports {SFP2_txp}]
# Audio Codec
                       J3:49 B47_L9_N
#LRCLK
#BCLK
                        J3:51 B47_L9_P
#DAC SDATA
                J3:53 B47 L7 N
#ADC SDATA
                J3:55 B47_L7_P
set_property PACKAGE_PIN G14 [get_ports I2S_lrclk ]
```

```
set_property PACKAGE_PIN G15 [get_ports I2S_bclk ]
set_property PACKAGE_PIN E15 [get_ports I2S_sdin ]
set_property PACKAGE_PIN F15 [get_ports I2S_sdout ]
set_property IOSTANDARD LVCMOS18 [get_ports I2S_lrclk ]
set_property IOSTANDARD LVCMOS18 [get_ports I2S_bclk ]
set_property IOSTANDARD LVCMOS18 [get_ports I2S_sdin ]
set_property IOSTANDARD LVCMOS18 [get_ports I2S_sdout ]
```

Software Design - Vitis

For SDK project creation, follow instructions from:

Vitis

Application

SDK template in ./sw_lib/sw_apps/ available.

zynqmp_fsbl

TE modified 2019.2 FSBL

General:

- Modified Files: xfsbl_main.c, xfsbl_hooks.h/.c, xfsbl_board.h/.c(search for 'TE Mod' on source code)
- Add Files: te_xfsbl_hooks.h/.c (for hooks and board)\n\
- General Changes:
 - Display FSBL Banner and Device Name

Module Specific:

- Add Files: all TE Files start with te_*
 - Si5345 Configuration
 - OTG+PCle Reset over MIO
 - I2C MUX for EEPROM MAC

zynqmp_fsbl_flash

TE modified 2019.2 FSBL

General:

- Modified Files: xfsbl_initialisation.c, xfsbl_hw.h, xfsbl_handoff.c, xfsbl_main.c
- General Changes:
 - O Display FSBL Banner
 - Set FSBL Boot Mode to JTAG
 - Disable Memory initialisation

zynqmp_pmufw

Xilinx default PMU firmware.

hello te0808

Hello TE0808 is a Xilinx Hello World example as endless loop instead of one console output.

u-boot

U-Boot.elf is generated with PetaLinux. Vitis is used to generate Boot.bin.

Software Design - PetaLinux

For PetaLinux installation and project creation, follow instructions from:

PetaLinux KICKstart

Config

Start with petalinux-config or petalinux-config --get-hw-description

Select Image Packaging Configuration ==> Root filesystem type ==> Select SD Card

Changes:

- CONFIG_SUBSYSTEM_PRIMARY_SD_PSU_SD_1_SELECT=y
- CONFIG_SUBSYSTEM_ETHERNET_PSU_ETHERNET_3_MAC=""
- # CONFIG_SUBSYSTEM_BOOTARGS_AUTO is not set
- CONFIG_SUBSYSTEM_USER_CMDLINE="console=ttyPS0,115200 earlycon clk_ignore_unused earlyprintk root=/dev/mmcblk1p2 rootfstype=ext4 rw rootwait cma=1024M"
- CONFIG_SUBSYSTEM_DEVICETREE_FLAGS=""
- # CONFIG_SUBSYSTEM_IMAGES_ADVANCED_AUTOCONFIG_DTB_MEDIA_BOOTIMAGE_SELECT is not set
- # CONFIG_SUBSYSTEM_IMAGES_ADVANCED_AUTOCONFIG_DTB_MEDIA_FLASH_SELECT is not set
- CONFIG_SUBSYSTEM_IMAGES_ADVANCED_AUTOCONFIG_DTB_MEDIA_SD_SELECT=y
- # CONFIG_SUBSYSTEM_IMAGES_ADVANCED_AUTOCONFIG_DTB_MEDIA_ETHERNET_SELECT is not set
- # CONFIG_SUBSYSTEM_IMAGES_ADVANCED_AUTOCONFIG_DTB_MEDIA_MANUAL_SELECT is not set
- CONFIG_SUBSYSTEM_IMAGES_ADVANCED_AUTOCONFIG_DTB_IMAGE_NAME="system.dtb"
- CONFIG_SUBSYSTEM_ENDIAN_LITTLE=y
- # CONFIG_SUBSYSTEM_IMAGES_ADVANCED_AUTOCONFIG_KERNEL_MEDIA_FLASH_SELECT is not set
- CONFIG_SUBSYSTEM_IMAGES_ADVANCED_AUTOCONFIG_KERNEL_MEDIA_SD_SELECT=y
- # CONFIG_SUBSYSTEM_IMAGES_ADVANCED_AUTOCONFIG_KERNEL_MEDIA_ETHERNET_SELECT is not set
- # CONFIG_SUBSYSTEM_IMAGES_ADVANCED_AUTOCONFIG_KERNEL_MEDIA_MANUAL_SELECT is not set
- CONFIG_SUBSYSTEM_IMAGES_ADVANCED_AUTOCONFIG_KERNEL_IMAGE_NAME="Image"

U-Boot

Start with **petalinux-config -c u-boot** Changes:

- CONFIG_ENV_IS_NOWHERE=y
- # CONFIG_ENV_IS_IN_SPI_FLASH is not set
- CONFIG I2C EEPROM=v
- CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0xFA
- CONFIG_SYS_I2C_EEPROM_ADDR=0x50
- CONFIG_SYS_I2C_EEPROM_BUS=2
- CONFIG_SYS_EEPROM_SIZE=256
- CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
- CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=0
- CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
- CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0

Device Tree

```
chosen {
           xlnx,eeprom = &eeprom;
               bootargs= "console=ttyPS0,115200 earlycon clk_ignore_unused earlyprintk root=/dev/mmcblk1p2
rootfstype=ext4 rw rootwait cma=1024M";
               /* notes: root=/dev/mmcblk1p2 for SD and root=/dev/sda for hard disk will be changed
automatically by executing the debian/ubuntu script*/
};
/* notes:
serdes: // PHY TYP see: dt-bindings/phy/phy.h
/* default */
/* SD */
&sdhci1 {
       disable-wp;
       no-1-8-v;
};
/* USB */
&dwc3_0 {
   status = "okay";
   dr_mode = "host";
   snps,usb3_lpm_capable;
   snps,dis_u3_susphy_quirk;
   snps,dis_u2_susphy_quirk;
   phy-names = "usb2-phy", "usb3-phy";
   phys = <&lane1 4 0 2 100000000>;
   maximum-speed = "super-speed";
};
/* ETH PHY */
&gem3 {
       phy-handle = <&phy0>;
       phy0: phy0@1 {
               device_type = "ethernet-phy";
               reg = <1>;
       };
};
/* OSPI */
aqspi {
   #address-cells = <1>;
   #size-cells = <0>;
   status = "okay";
   flash0: flash@0 {
       compatible = "jedec,spi-nor";
       reg = <0x0>;
       #address-cells = <1>;
```

```
#size-cells = <1>;
   };
};
/* I2C */
&i2c0 {
    i2cswitch@73 { // u
       compatible = "nxp,pca9548";
       #address-cells = <1>;
       #size-cells = <0>;
       reg = <0x73>;
       i2c-mux-idle-disconnect;
       i2c@0 { // MCLK TEBF0808 SI5338A, 570FBB000290DG_unassembled
           #address-cells = <1>;
           #size-cells = <0>;
           reg = <0>;
       };
        i2c@1 { // SFP TEBF0808 PCF8574DWR
           #address-cells = <1>;
           #size-cells = <0>;
           reg = <1>;
       };
        i2c@2 { // PCIe
           #address-cells = <1>;
           #size-cells = <0>;
           reg = <2>;
        };
       i2c@3 { // SFP1 TEBF0808
           #address-cells = <1>;
           #size-cells = <0>;
           reg = <3>;
        };
        i2c@4 {// SFP2 TEBF0808
           #address-cells = <1>;
           #size-cells = <0>;
           reg = <4>;
        };
        i2c@5 { // TEBF0808 EEPROM
           #address-cells = <1>;
           #size-cells = <0>;
           reg = <5>;
           eeprom: eeprom@50 {
                  compatible = "atmel,24c08";
                   reg = <0x50>;
                 };
        };
        i2c@6 { // TEBF0808 FMC
           #address-cells = <1>;
           #size-cells = <0>;
           reg = <6>;
        };
        i2c@7 \{ // TEBF0808 USB HUB
           #address-cells = <1>;
           #size-cells = <0>;
           reg = <7>;
       };
   };
    i2cswitch@77 { // u
       compatible = "nxp,pca9548";
        #address-cells = <1>;
```

```
#size-cells = <0>;
       reg = <0x77>;
       i2c-mux-idle-disconnect;
       i2c@0 { // TEBF0808 PMOD P1
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <0>;
       };
       i2c@1 { // i2c Audio Codec
            #address-cells = <1>;
            #size-cells = <0>;
           reg = <1>;
            adau1761: adau1761@38 {
               compatible = "adi,adau1761";
               reg = <0x38>;
            };
        };
        i2c@2 { // TEBF0808 Firefly A
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <2>;
        };
       i2c@3 { // TEBF0808 Firefly B
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <3>;
       };
        i2c@4 { //Module PLL Si5338 or SI5345
            #address-cells = <1>;
            #size-cells = <0>;
           reg = <4>;
        };
       i2c@5 { //TEBF0808 CPLD
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <5>;
        };
        i2c@6 { //TEBF0808 Firefly PCF8574DWR
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <6>;
        };
        i2c@7 { // TEBF0808 PMOD P3
            #address-cells = <1>;
            #size-cells = <0>;
           reg = <7>;
       };
   };
};
```

Kernel

Start with petalinux-config -c kernel

Changes:

- CONFIG_CPU_IDLE is not set (only needed to fix JTAG Debug issue)
- CONFIG_CPU_FREQ is not set (only needed to fix JTAG Debug issue)
 CONFIG_EDAC_CORTEX_ARM64=y

Rootfs

Applications will be generated with Debian script or Ubuntu script (mkdebian_stretch.sh/mkubuntu_BionicBeaver.sh)

Applications

Applications will be generated with Debian script or Ubuntu script (mkdebian_stretch.sh/mkubuntu_BionicBeaver.sh)

Additional Software

No additional software is needed.

SI5345

File location <design name>/misc/Si5345/Si5345-*.slabtimeproj

General documentation how you work with these project will be available on Si5345

Appx. A: Change History and Legal Notices

Document Change History

To get content of older revision got to "Change History" of this page and select older document revision number.

Date	Document Revision	Authors	Description
			• Typo
Error rendering macro 'page-	Error rendering macro 'page-	Error rendering macro 'page-	
info'	info'	info'	
Ambiguous method	Ambiguous method	Ambiguous method	
overloading for method jdk.	overloading for method jdk.	overloading for method jdk.	
proxy241.\$Proxy3496#hasCon	proxy241.\$Proxy3496#hasCon	proxy241.\$Proxy3496#hasCon	
tentLevelPermission. Cannot	tentLevelPermission. Cannot	tentLevelPermission. Cannot	
resolve which method to	resolve which method to	resolve which method to	
invoke for [null, class java.	invoke for [null, class java.	invoke for [null, class java.	
lang.String, class com.	lang.String, class com.	lang.String, class com.	
atlassian.confluence.pages.	atlassian.confluence.pages.	atlassian.confluence.pages.	
Page] due to overlapping	Page] due to overlapping	Page] due to overlapping	
prototypes between: [interface	prototypes between: [interface	prototypes between: [interface	

com.atlassian.confluence.user.
ConfluenceUser, class java.
lang.String, class com.
atlassian.confluence.core.
ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.
ContentEntityObject]

com.atlassian.confluence.user.
ConfluenceUser, class java.
lang.String, class com.
atlassian.confluence.core.
ContentEntityObject] [interface
com.atlassian.user.User,
class java.lang.String, class
com.atlassian.confluence.core.
ContentEntityObject]

com.atlassian.confluence.user.
ConfluenceUser, class java.
lang.String, class com.
atlassian.confluence.core.
ContentEntityObject] [interface
com.atlassian.user.User, class
java.lang.String, class com.
atlassian.confluence.core.
ContentEntityObject]

2020-05-11 v.1 Mohsen Chamanbaz

• 2019.2 release

-- all

Error rendering macro 'pageinfo'

Ambiguous method overloading for method jdk. proxy241.\$Proxy3496#hasCon tentLevelPermission. Cannot resolve which method to invoke for [null, class java. lang.String, class com. atlassian.confluence.pages. Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user. ConfluenceUser, class java. lang.String, class com. atlassian.confluence.core. ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com. atlassian.confluence.core. ContentEntityObject]

Document change history.

Legal Notices

Data Privacy

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

Document Warranty

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.proxy241.\$Proxy3496#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com. atlassian.confluence.user.ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]