TE0716 TRM

Download PDF version of this document.

Table of Contents

- Overview
 - Key Features
 - Block Diagram
 - Main Components
 - Initial Delivery State
 - Configuration Signals
- Signals, Interfaces and Pins
 - Board to Board (B2B)
 - FPGA lOs
 - JTAG Interface
 - UART Interface
 - USB Interface
 - ETH Interface
 - ADC Interface
 - PWM Interface
 - Micro USB -JTAG/UART
 - Micro SD Socket
 - MIO Pins
 - Test Points
- On-board Peripherals
 - DDR3 SDRAM
 - Quad SPI Flash Memory
 - EEPROM
 - ADCs
 - Clock Sources
 - ° Ethernet
 - USB 2.0 ULPI transceiver
 - FTDI USB 2.0 to UART/JTAG
 - LEDs
 - Switches
- Power and Power-On Sequence
 - Power Supply
 - Power Consumption
 - Power Distribution Dependencies
 - Power-On Sequence
 - Voltage Monitor Circuit
 - Power Rails
 - Bank Voltages
- Board to Board Connectors
- Technical Specifications
 - Absolute Maximum Ratings
 - Recommended Operating Conditions
 - Physical Dimensions
- Currently Offered Variants
- Revision History
- - Hardware Revision History
 - Document Change History
- Disclaimer

 - Data Privacy
 Document Warranty
 - Limitation of Liability
 - Copyright Notice
 - Technology Licenses
 - Environmental Protection • REACH, RoHS and WEEE

Overview

The Trenz Electronic TE0716 is a commercial-grade* SoM (System on Module) based on Xilinx Zyng-7000 SoC XC7Z020*, with 1GB of DDR3L-1600 SDRAM*, 32MB of SPI flash memory, 10x 12-Bit Low Power SAR ADCs, 512Kb Serial EEPROM, Gigabit Ethernet PHY transceiver, an USB PHY transceiver, a single chip USB 2.0 to UART/JTAG Interface (Xilinx License included), and powerful switching-mode power supplies for all on-board voltages. A large number of configurable I/Os are provided via rugged high-speed board-to-board connectors.


Refer to http://trenz.org/te0716-info for the current online version of this manual and other available documentation.


Notes: * standard values but depends on assembly version. Additional assembly options are available for cost or performance optimization upon request.

Key Features


- SoC/FPGA
 - Package: CLG484
 - Device: Xilinx Z-7020
 - Speed: -1 *
 - Temperature: C grade *.
- RAM/Storage
 - Low Power DDR3 SDRAM on PS
 - Data width: 32bit
 - Size: def. 1GB *
 - Speed: 1600 Mbps **
 - ° QSPI boot Flash
 - Data width: 4bit
 - size: 32MB *
 - MAC address serial EEPROM with EUI-48[™] node identity (Microchip 24AA025E48).
 - ° 512Kb user MAC address serial EEPROM.
- On Board
 - 10x 12-Bit Low Power SAR ADCs up to 2 MSPS (NCD98011).
 - Low Power Oscillators.
 - Gigabit Ethernet PHY transceiver (Marvell Alaska 88E1512).
 - High-Speed USB 2.0 ULPI transceiver with full OTG support (Microchip USB3320C).
 - Single chip High-Speed USB 2.0 to UART/JTAG Interface (Xilinx License included) (FTDI FT2232H).
 - 2x User RGB LEDs (Green), LED FPGA "Done" (Green).
 - 2x Tactile Switches (User), 1 x Tactile Switche (Reset).
- Interface
 - · 120x HR PL I/Os (3 banks).
 - 2x PS MIOs (shared with UART TX/RX ZYNQ-FTDI).
 - ° 1 Gbps RGMII Ethernet interface.
 - High Speed USB 2.0 ULPI with full OTG support.
 - High Speed USB 2.0 to UART/JTAG interface, including microUSB-B connector.
 - microSD[™]
 - JTAG
- Power
 - ° On-board high-efficiency DC-DC converters for all voltages used.
- Dimension ° 65 x 45 mm
- Notes
- - $^{\circ}~$ * depends on assembly version
 - ** depends on used Zyng and DDR3 combination

Block Diagram





Main Components



TE0716-01 main components

- 1. Xilinx Zynq XC7Z SoC, U5 (Top)
- 2. 4Gbit DDR3/L SDRAM, U13 (Top)
- 3. 4Gbit DDR3/L SDRAM, U12 (Top)
- 4. 32MByte Quad SPI Flash memory, U7 (Top)
- 5. 2Kbit MAC address serial EEPROM with EUI-48TM node identity, U24 (Top)
- 6. 512Kb Serial EEPROM memory, U21 (Top)
- 7. 10x 12-Bit Low Power SAR ADCs, U1..U4, U10, U11, U15..U17, U19 (Top)
 8. High-speed USB 2.0 ULPI transceiver, U18 (Top)
- 9. Single chip USB Interface 2.0 to UART / JTAG, U39 (Top)
- MicroUSB-B connector, J13 (Top)
 Low-power oscillator @ 12.000000MHz (OSCI-FTDI), U41 (Top)
- 12. Low-power oscillator @ 25.000000MHz (ETH-CLK), U9 (Top)
- 13. LED FPGA "Done" (Green) D3 (Top)14. User RGB LED 1 D4 (Top)
- 15. User RGB LED 2 D5 (Top)
- 16. Tactile Switch (User), S1 (Top)
 17. Tactile Switch (User), S2 (Top)
- 18. Tactile Switch (Reset), S3 (Top)
- 5A Synchronous Buck DC-DC Converter (1V), U37 (Top)
 2A Synchronous Buck DC-DC Converter (3.3V), U46 (Top)
- 21. 2A Synchronous Buck DC-DC Converter (1.8V), U45 (Top)
- 22. 2A Synchronous Buck DC-DC Converter (1.5V), U43 (Top)
- 23. 250mA Ultra-Low Noise LDO Regulator (3.3V_ADC Digital I/O supply), U23 (Top)
 24. 250mA Ultra-Low Noise LDO Regulator (ADC_VAA Analog supply/reference, 3.3V), U38 (Top)
- 25. Gigabit Ethernet PHY transceiver, U8 (Bottom)
- 26. Low-power oscillator @ 33.333333MHz (PS-CLK), U6 (Bottom)
- 27. 3A Sink/Source DDR Termination Regulator (VTT/VTTREF, 0.75V), U47 (Bottom)
 28. Card Connector microSD[™], J2 (Bottom)
- 29. 2x60 positions high speed/density plug connector, JP1 (Bottom)
- 30. 2x60 positions high speed/density plug connector, JP2 (Bottom)

Initial Delivery State

Storage device name IC Designator C	Content	Notes
-------------------------------------	---------	-------

Quad SPI Flash	U7	Empty	-
512Kb Serial EEPROM	U21	Empty	-
2Kb 24AA025E48 EEPROM	U24	Pre-programmed globally unique, 48-bit node address (MAC).	
4Kb M93C66-R EEPROM	U40	Xilinx JTAG Programmer License	For FTDI IC only (U39).

Initial delivery state of programmable devices on the module

Configuration Signals

Boot process.

The TE0716 supports QSPI and SD Card boot modes, which is controlled by the insertion of the SD card before powering on.

SD Card State	Boot Mode	Notes
SD card inserted	SD Card (J2)	-
SD card not present	QSPI (U7)	-
Boot process.		

Reset process.

The nRST signal active low reset input, forces PS_POR_B to apply a master reset of the entire Zynq. This reset could be manually done by pressing a switch. This signal could be also reached by a B2B large connector.

This nRST signal (active low) is also held until all FPGA power supplies set their Power Good signals.

Furthermore, if the FPGA core voltage drops under 0.84V or the 3.3V power supply drops to 2.94V or less, this nRST signal is also activated by the Voltage Monitor.

See more about the Power-on Reset (PS_POR_B) signal in the "Zynq-7000 SoC Technical Reference Manual" ("UG585").

Signal	B2B	I/O	Note
nRST	JP2-4	-	-
nRST	-	S3	-

Reset process.

Signals, Interfaces and Pins

Board to Board (B2B)

FPGA IOs

Zynq SoC's I/O banks signals connected to the B2B connectors:

FPGA Bank	B2B Connector	I/O Signal Count	Voltage Level	Notes
MIO 500	JP1	2	3.3V	-
HR 35	JP1	48	3.3V	-

HR 13	JP2	50	3.3V	-
HR 33	JP2	22	3.3V	-

General PS-PL I/O to B2B connectors information

JTAG Interface

JTAG access to the TE0716 SoM through B2B connector JP2. The TE0716 is also provided with a FTDI USB-to-JTAG adapter connected to the MicroUSB connector J13, but ONLY ONE connection for JTAG should be used at the time!.

JTAG Signal	B2B Connector	Notes
TMS	JP2-7	3.3V Voltage level. Also Connected to U39 (FTDI)
TDI	JP2-11	3.3V Voltage level. Also Connected to U39 (FTDI)
TDO	JP2-10	3.3V Voltage level. Also Connected to U39 (FTDI)
тск	JP2-8	3.3V Voltage level. Also Connected to U39 (FTDI)
VREF_JTAG	JP2-5	Module Vout

JTAG pins connection

UART Interface

The TE0716 provides UART access to the TE0716 SoM through B2B connector JP1. The TE0716 is also equipped with a FTDI USB-to-UART adapter connected to the MicroUSB connector J13, but ONLY ONE connection for UART should be used at the time! (please read "Notes" in the following table). The UART interface is connected to the Zynq UART PS (UART 0).

UART Signal	B2B Connector	Notes
UART_TX_Z YNQ	JP1-70	3.3V Voltage level. Also Connected to FTDI through U36. To use this signal from B2B connector, "UART_OB_DISABLE" (JP1-11) must be "High".
UART_RX_Z YNQ	JP1-71	3.3V Voltage level. Also Connected to FTDI through U36. To use this signal from B2B connector, "UART_OB_DISABLE" (JP1-11) must be "High".

UART pins connection

USB Interface

The TE0716 provides USB access to the TE0716 SoM through B2B connector JP2. The USB interface is connected later to the Zynq UART PS (USB 0), by using a USB PHY.

USB Signal	B2B Connector	Notes
USB_OTG_D_ P	JP2-64	3.3V Voltage level.
USB_OTG_D_N	JP2-65	3.3V Voltage level.
USB_OTG_ID	JP2-66	3.3V Voltage level.
USB_VBUS_E N	JP2-67	3.3V Voltage level.
USB_VBUS	JP2-68	Max. voltage: 5.5V

USB pins connection

ETH Interface

The TE0716 provides ETH access to the TE0716 SoM through B2B connector JP1. The ETH interface is connected later to the Zynq Ethernet PS (Ethernet 0), by using a ETH PHY.

ETH Signal	B2B Connector	Notes
PHY_MDI0_P	JP1-5	3.3V Voltage level.
PHY_MDI0_ N	JP1-4	
PHY_MDI1_P	JP1-7	3.3V Voltage level.
PHY_MDI1_ N	JP1-8	
PHY_MDI2_P	JP1-68	3.3V Voltage level.
PHY_MDI2_ N	JP1-67	
PHY_MDI3_P	JP1-65	3.3V Voltage level.
PHY_MDI3_ N	JP1-64	

ETH pins connection

ADC Interface

The analog inputs of the ADCs are connected to B2B connector JP1.

ADC Signal	B2B Connector	Notes	
ADC0_P ADC0_N	JP1-106107	SAR ADC, U1. 3.3V Max. Voltage on any pin.	
ADC1_P ADC1_N	JP1-4647	SAR ADC, U3. 3.3V Max. Voltage on any pin.	
ADC2_P ADC2_N	JP1-109110	SAR ADC, U10. 3.3V Max. Voltage on any pin.	
ADC3_P ADC3_N	JP1-4950	SAR ADC, U15. 3.3V Max. Voltage on any pin.	
ADC4_P ADC4_N	JP1-112113	SAR ADC, U17. 3.3V Max. Voltage on any pin.	
ADC5_P ADC5_N	JP1-5253	SAR ADC, U2. 3.3V Max. Voltage on any pin.	
ADC6_P ADC6_N	JP1-115116	SAR ADC, U4. 3.3V Max. Voltage on any pin.	
ADC7_P ADC7_N	JP1-5556	SAR ADC, U11. 3.3V Max. Voltage on any pin.	
ADC8_P ADC8_N	JP1-118119	SAR ADC, U16. 3.3V Max. Voltage on any pin.	
ADC9_P ADC9_N	JP1-5859	SAR ADC, U19. 3.3V Max. Voltage on any pin.	

ADCs pins connection

PWM Interface

The PWM signals are connected to B2B connector JP2. All this digital signals are connected to PL Bank 33 (except for PWM_6_H and PWM_6_L which are connected to PL Bank 13). These signals could be also used as normal single ended I/Os.

PWM Signal	B2B Connector	Notes
PWM_0_H	JP2-103	3.3V Max. Voltage on any pin.
PWM_0_L	JP2-104	3.3V Max. Voltage on any pin.
PWM_1_H	JP243	3.3V Max. Voltage on any pin.
PWM_1_L	JP2-44	3.3V Max. Voltage on any pin.
PWM_10_H	JP2-118	3.3V Max. Voltage on any pin.
PWM_10_L	JP2-119	3.3V Max. Voltage on any pin.
PWM_11_H	JP2-58	3.3V Max. Voltage on any pin.
PWM_11_L	JP2-59	3.3V Max. Voltage on any pin.
PWM_2_H	JP2-106	3.3V Max. Voltage on any pin.
PWM_2_L	JP2-107	3.3V Max. Voltage on any pin.
PWM_3_H	JP2-46	3.3V Max. Voltage on any pin.
PWM_3_L	JP2-47	3.3V Max. Voltage on any pin.
PWM_4_H	JP2-109	3.3V Max. Voltage on any pin.
PWM_4_L	JP2-110	3.3V Max. Voltage on any pin.
PWM_5_H	JP2-49	3.3V Max. Voltage on any pin.
PWM_5_L	JP2-50	3.3V Max. Voltage on any pin.
PWM_6_H	JP2-112	3.3V Max. Voltage on any pin.
PWM_6_L	JP2-113	3.3V Max. Voltage on any pin.
PWM_7_H	JP2-52	3.3V Max. Voltage on any pin.
PWM_7_L	JP2-53	3.3V Max. Voltage on any pin.
PWM_8_H	JP2-115	3.3V Max. Voltage on any pin.
PWM_8_L	JP2-116	3.3V Max. Voltage on any pin.
PWM_9_H	JP2-55	3.3V Max. Voltage on any pin.
PWM_9_L	JP2-56	3.3V Max. Voltage on any pin.

PWMs pins connection

Micro USB -JTAG/UART

A microUSB-B connector (J13) is connected to the FTDI. It provides the ability to communicate to the PL FPGA via JTAG, as well as to the PS UART (UART 0).

Caution: because the TE0716 also provides UART and JTAG access to the FPGA through B2B connectors JP1 and JP2 respectively, ONLY ONE connection for UART, and ONLY ONE connection for JTAG, should be used at the time! (please read "UART Interface" and "JTAG Interface" above in the "Board to Board (B2B)" Section).

Micro SD Socket

A microSDTM card connector (J2) is connected via U35 (SD/SDIO Multiplexer - Level Translator) to Zynq PS (Bank501/SDIO 0). It is a Push-On/Push-Off socket type, and work with a voltage level of 3.3V.

MIO Pins

PS MIO banks 500/501 signal connections to interface.

MIO Pin	Connected to	B2B	Notes
16	SPI-CS , SPI-DQ0 SPI-DQ3	-	QSPI Flash, U7
	SPI-SCK		
1113	LED1_RGB	-	LED D4
14, 15	UART_RX_ZYNQ, UART_TX_ZYNQ	JP1	3.3V Voltage level. Also Connected to U36-2. To use this signal from B2B connector, "UART_OB_DISABLE" (JP1-11) must be "High".
1627	ETH-TXCK, ETH-TXD0ETH-TXD3, ETH-TXCTL, ETH-RXCK, ETH-RXD0ETH-RXD3, ETH-RXCTL	-	Gigabit ETH Transceiver, U8
2839	OTG-DATA0OTG-DATA7, OTG-DIR, OTG-STP, OTG-NXT, OTG-CLK	-	USB 2.0 ULPI transceiver, U18
4045	PS_SD_CLK, PS_SD_CMD, PS_SD_DAT0PS_SD_DAT3	J2	3.3V Voltage level. Connected to PS via U35 (SD/SDIO Multiplexer - Level Translator)
46, 47	I2C_SCL, I2C_SDA	-	General Purpose EEPROM, U21 MAC EEPROM, U24
51	PHY-RST	-	Gigabit ETH Transceiver, U8 USB 2.0 ULPI transceiver, U18
52, 53	ETH-MDC, ETH-MDIO	-	Gigabit ETH Transceiver, U8

MIOs pins

Test Points

Test Point	Signal	Connected to	Notes
TP1	+1.0V	U37, DC-DC Converter	PL-VCCINT
TP2	ADC_VAA	U38, LDO Regulator	ADC_VAA Analog supply /reference, (3.3V)
TP3	+1.5V	U43, DC-DC Converter	-
TP4	+1.8V	U45, DC-DC Converter	-
TP5	VTT	U47, DDR Termination Regulator	(0.75V)
TP6	VTTREF	U47, DDR Termination Regulator	(0.75V)
ТР7	+5.0V	JP1-(1,2,3) JP2-(1,2,3)	Main Digital Power Input
TP8	+3.3V	U46, DC-DC Converter	-
TP9	+5.0V_VAA	JP1-(43,44)	Main Analog Low Power Input
TP10	+3.3V_ADC	U23, LDO Regulator	ADC's Digital I/O supply
TP11	GND	-	-
TP12	GND	-	-

TP13	SPI-DQ3/M0	MIO_5	Remove SD card and short with TP14 for JTAG only mode
TP14	GND	-	-

Test Points Information

On-board Peripherals

Chip/Interface	Designator	Notes
DDR3 SDRAM	U12, U13	-
Quad SPI Flash	U7	-
MAC EEPROM	U24	-
General Purpose EEPROM	U21	-
SAR ADCs	U1, U2, U3, U4, U10, U11, U15, U16, U17, U19	-
Clock Sources	U6, U9, U14, U41	-
Gigabit Ethernet PHY	U8	-
USB 2.0 ULPI transceiver	U18	-
FTDI USB 2.0 to UART/JTAG	U39	-
LEDs	D3, D4, D5	-
Switches	S1, S2, S3	-

On board peripherals

DDR3 SDRAM

The TE0716 module has two 500MByte DDR3L SDRAM chips (U12 & U13) fully connected to PS DDR BANK 502, and arranged into 32-bit wide memory bus providing total on-board memory size of 1GByte.

- Configuration: 256Mx16*
- Supply voltage: 1.35V (1.5V tolerant).
- Speed: 1.25ns @ CL11 (DDR3-1600)*
- Temperature: Industrial Range -40°C to +95°C Tcase.

Notes: * standard value but depends on assembly version.

Quad SPI Flash Memory

On-board 32MByte QSPI flash memory S25FL256S (U7) could be used to store the initial FPGA configuration file. After configuration completes, the remaining free memory can be used for application data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths. Maximum data rate depends on the selected bus width and clock frequency used.

- Part number: S25FL256SAGBHI20*
- Supply voltage: 3.3V (2.7V 3.6V).
- Speed: 133MHz max.*
- Temperature: Industrial Range -40°C to +85°C.

Notes: * standard number/value but depends on assembly version.

MIO Pin	Schematic	U7 Pin	Notes
---------	-----------	--------	-------

MIO1	SPI-CS	CS#	-
MIO3	SPI-DQ1/M1	SO/IO1	-
MIO4	SPI-DQ2/M2	WP#/IO2	-
MIO2	SPI-DQ3/M3	HOLD#/IO3	-
MIO5	SPI-DQO/M0	SI/IO0	-
MIO6	SPI-SCK/M4	SCK	-

Quad SPI interface MIOs and pins

EEPROM

There are 2x EEPROMs sharing the same I2C bus (I2C interface is connected to the Zynq I2C PS (I2C 0).:

MAC-Address EEPROM

A 2Kbit 24AA025E48 serial EEPROM I2C memory (U24), connected to the BANK501 PSMIOs, contains a globally unique 48-bit node address, which is compatible with EUI-48TM specification. The device is organized as two blocks of 128 x 8-bit memory. One of the blocks, the upper half of the array (80h-FFh), stores the 48-bit node address and is permanently write-protected, while the other block is available for application use.

- Part number: 24AA025E48T-I/OT
- Supply voltage: 1.8V (1.7V 5.5V).
- FCLK: 100KHz (@VCC=1.8V)
- Temperature: Industrial Range -40°C to +85°C.

General Purpose EEPROM

The TE0716 module has also a 512Kb Serial EEPROM I2C memory (U21).

- Part number: CAT24C512WI-GT3
- Supply voltage: 1.8V (1.8V 5.5V).
- FCLK: 100KHz/400KHz/1MHz
- Temperature: Industrial Range -40°C to +85°C.

MIO Pin	Schematic	U21/U24 Pin	Notes
MIO46	I2C_SCL	SCL	-
MIO47	I2C_SDA	SDA	-
12C EEBBOM interface MIOs and	ninc		

I2C EEPROM interface MIOs and pins

I2C Address	Designator	Notes
0x53 (7bit)	U24	-
0x50 (7bit)	U21	-
	0x53 (7bit)	0x53 (7bit) U24

I2C address for EEPROM

ADCs

The TE0716 module has 10x 12-Bit Low Power SAR Analog-to-Digital Converter, fully differential input, signed output, with SPIcompatible interface (NCD98011), which are connected to the FPGA PL BANK34.

• Part number: NCD98011XMXTAG

- Analog supply and ADC reference voltage (VCC): 3.3V (1.65V 3.6V).
 Digital I/O supply voltage (VDD): 3.3V (1.65V 3.6V).
 Differential analog inputs: 1 per ADC.
 FullScale Analog Input Voltage Span: +VCC max V_{ppd}, -VCC min V_{ppd}, (V_{CM} to VCC/2).
 Absolute Voltage Range V_{inp} or V_{inn} to GND: VCC + 0.1V
 Sampling rate: 2 MSPS max.
 SNR: 70dB @1KHz flN.
 THD: -80dB @1KHz flN.
 Iuncian Temperature: Range -40°C to +125°C

- Junction Temperature: Range -40°C to +125°C.

All the analog inputs are connected to B2B JP1 as follows:

Designator	Schematic	B2B JP1 pin	Notes	
U1	ADC0_P ADC0_N	106 - 107	3.3V Max Voltage on any pin.	
U2	ADC5_P ADC5_N	52 - 53	3.3V Max Voltage on any pin.	
U3	ADC1_P ADC1_N	46 - 47	3.3V Max Voltage on any pin.	
U4	ADC6_P ADC6_N	115 - 116	3.3V Max Voltage on any pin.	
U10	ADC2_P ADC2_N	109 - 110	3.3V Max Voltage on any pin.	
U11	ADC7_P ADC7_N	55 - 56	3.3V Max Voltage on any pin.	
U15	ADC3_P ADC3_N	49 - 50	3.3V Max Voltage on any pin.	
U16	ADC8_P ADC8_N	118 - 119	3.3V Max Voltage on any pin.	
U17	ADC4_P ADC4_N	112 - 113	3.3V Max Voltage on any pin.	
U19	ADC9_P ADC9_N	58 - 59	3.3V Max Voltage on any pin.	

ADC Analog interface and pins

All the digital signals are connected to PL Bank 34 as follows:

Designator	Schematic	PL Pin	Notes
U1	S0_CLK	J18	3.3V Max Voltage on any pin.
	S0_CSN	J16	
	S0_OUT	K18	
U2	S5_CLK	M21	3.3V Max Voltage on any pin.
	S5_CSN	T16	
	S5_OUT	T17	
U3	S1_CLK	L18	3.3V Max Voltage on any pin.
	S1_CSN	J21	
	S1_OUT	L19	

U4	S6_CLK	J22	3.3V Max Voltage on any pin.
	S6_CSN	K21	
	S6_OUT	J20	
U10	S2_CLK	M22	3.3V Max Voltage on any pin.
	S2_CSN	R21	
	S2_OUT	R20	
U11	S7_CLK	L22	3.3V Max Voltage on any pin.
	S7_CSN	M20	
	S7_OUT	M19	
U15	S3_CLK	J17	3.3V Max Voltage on any pin.
	S3_CSN	J15	
	S3_OUT	L17	
U16	S8_CLK	M17	3.3V Max Voltage on any pin.
	S8_CSN	N18	
	S8_OUT	N17	
U17	S4_CLK	P17	3.3V Max Voltage on any pin.
	S4_CSN	L21	
	S4_OUT	P18	
U19	S9_CLK	K15	3.3V Max Voltage on any pin.
	S9_CSN	P21	
	S9_OUT	P20	

ADC to PL interface and pins

Clock Sources

The TE0716 board is equipped with 4x Oscillators, every one with its specific function.

Designator	Description	Frequency	Note
U6	FPGA PS Reference Clock Input	33.333333 MHz	Industrial Temperature -40°C to +85°C.
U9	Ethernet PHY Reference Clock Input	25.000000 MHz	Industrial Temperature -40°C to +85°C.
U14	USB ULPI PHY Reference Clock Input	52.000000 MHz	Industrial Temperature -40°C to +85°C.
U41	FTDI Reference Clock Input	12.000000 MHz	Industrial Temperature -40°C to +85°C.
Ossillators		1	1

Oscillators

Ethernet

The TE0716 is provided the on-board Gigabit Ethernet PHY Marvell Alaska 88E1512 IC (U8). The Ethernet PHY RGMII interface is connected to the Zynq Ethernet PS (Ethernet 0).

- Part number: 88E1512-A0-NNP2I000
 Supply voltage: 1.8V and 3.3V.
 Reference clock: 25.00MHz

- Temperature: Industrial Range -40°C to +85°C.

U8 Pin	Signal Name	Connected to	Signal Description	Note
TX_CLK	ETH-TXCK	MIO16	RGMII Transmit Clock	-
TXD[03]	ETH-TXD03	MIO1720	RGMII Transmit Data	-
TX_CTRL	ETH-TXCTL	MIO21	RGMII Transmit Control	-
RX_CLK	ETH-RXCK	MIO22	RGMII Receive Clock	-
RXD[03]	ETH-RXD03	MIO2326	RGMII Receive Data	-
RX_CTRL	ETH-RXCTL	MIO27	RGMII Receive Control	-
MDC	ETH-MDC	MIO52	Management data clock reference	-
MDIO	ETH-MDIO	MIO53	Management data	-
RESETn	PHY-RST	MIO51, U18	Hardware reset. Active low.	Shared with U18 (RESETB) USB
MDIP[03] MDIN[03]	PHY_MDI03_P PHY_MDI03_N	JP1	Media Dependent Interface	-
XTAL_IN	ETH-CLK	U9	Reference Clock Input	see also Clock Sources section
LED[01]	PHY_LED01	FPGA BANK 33	LED output	-

Ethernet PHY connections

USB 2.0 ULPI transceiver

USB3320 is a Hi-Speed USB 2.0 Transceiver that provides a configurable physical layer (PHY) solution with full OTG support. The USB PHY ULPI interface is connected to the Zynq USB PS (USB 0).

- Part number: USB3320C-EZK
 Supply voltage: 1.8V and 3.3V.
 Reference clock: 52.00MHz
- Temperature: Industrial Range -40°C to +85°C.

U18 Pin	Signal Name	Connected to	Signal Description	Note
CLKOUT	OTG-CLK	MIO36	ULPI Output Clock	-
DATA[03]	OTG-DATA03	MIO3235	ULPI bi-directional data bus	-
DATA[4]	OTG-DATA4	MIO28	ULPI bi-directional data bus	-
DATA[57]	OTG-DATA57	MIO3739	ULPI bi-directional data bus	-
DIR	OTG-DIR	MIO29	Controls the direction of the data bus	-
STP	OTG-STP	MIO30	terminates transfers PHY input	-
NXT	OTG-NXT	MIO31	control data flow into and out of the PHY	-
RESETB	PHY-RST	MIO51, U8	reset and suspend the PHY. Active low.	Shared with U8 (RESETn) Ethernet
DP	USB_OTG_D_P	JP2-64	D+ pin of the USB cable	3.3V Voltage level
DM	USB_OTG_D_N	JP2-65	D- pin of the USB cable	3.3V Voltage level
ID	USB_OTG_ID	JP2-66	ID pin of the USB cable	3.3V Voltage level
CPEN	USB_VBUS_EN	JP2-67	Controls the external VBUS power switch	3.3V Voltage level
VBUS	USB_VBUS	JP2-68	For R _{VBUS} connection	Max. voltage: 5.5V
REFCLK	OTG-RCLK	U14	ULPI clock input	see also Clock Sources section

USB PHY connections

FTDI USB 2.0 to UART/JTAG

The TE0716 board is equipped with the FTDI FT2232H USB 2.0 to JTAG/UART adapter controller connected to the MicroUSB 2.0 B connector J13 to provide JTAG and UART access to the attached module.

There is also a 4Kbit configuration EEPROM U40 (M93C66) wired to the FT2232H chip via Microwire bus which holds pre-programmed license code to support Xilinx programming tools. Refer to the FTDI datasheet to get information about the capacity of the FT2232H chip.

ATTENTION!: Do not access the FT2232H EEPROM using FTDI programming tools. By doing it, you could erase normally invisible user EEPROM content and invalidate stored Xilinx JTAG license. Without this license, the on-board JTAG will not be accessible any more with any Xilinx tools. Software tools from FTDI website do not warn or ask for confirmation before erasing user EEPROM content.

Channel A of the FTDI chip is configured as JTAG interface connected to the BANK 0 Zynq SoC.

Channel B can be used as UART interface through the 2-Bit Bus Switch (U36), which routes to the BANK 500 Zynq SoC, when the Output of the Bus Switch is Enable, and is available for other user-specific purposes. Caution: UART is also routed to the B2B JP1 connector, but ONLY ONE connection for UART should be used at the time!.

- Part number: FT2232H-56Q
- Supply voltage: 3.3V (3.0V 3.6V).
- Reference clock: 12.00MHz
- Temperature: Industrial Range -40°C to +85°C.

U39 Pin	Signal Name	Connected to	Signal Description	Note
DP	D_JTAG_P	J13-2	USB Data Signal Plus	3.3V Voltage level
DM	D_JTAG_N	J13-3	USB Data Signal Minus	3.3V Voltage level
ADBUS0	тск	JP2-8, TCK_0 (FPGA PL BANK 0)	Clock Signal Output	3.3V Voltage level. MPSSE Mode
ADBUS1	TDI	JP2-11, TDI_0 (FPGA PL BANK 0)	Serial Data Output	3.3V Voltage level. MPSSE Mode
ADBUS2	TDO	JP2-10, TDO_0 (FPGA PL BANK 0)	Serial Data Input	3.3V Voltage level. MPSSE Mode
ADBUS3	TMS	JP2-7, TMS_0 (FPGA PL BANK 0)	Output Signal Select	3.3V Voltage level. MPSSE Mode
BDBUS0	UART_TX_OB	U36-5	Asynchronous serial TXD	U36-3 Bus Switch pin connects later this signal to UART_RX_ZYNQ when UART_OB_DISABLE is low or floating.
BDBUS1	UART_RX_OB	U36-6	Asynchronous serial RXD	U36-2 Bus Switch pin connects later this signal to UART_TX_ZYNQ when UART_OB_DISABLE is low or floating.
OSCI	OSCI		Oscillator input	-
EECS, EECLK, EEDATA	EECS, EECLK, EEDATA	U40-13	EEPROM interface	-
-	UART_OB_DIS ABLE	JP1-11	Enable signal of the FTDI- PS_UART Bus Switch U36.	Active Low!.

USB FTDI connections

LEDs

Designator	Color	Connected to	Active Level	Note
D3	Green	DONE (FPGA BANK 0)	Low	When LED is OFF, the FPGA is programmed.

D4	RGB	MIO11 (LED1_R) MIO12 (LED1_G) MIO13 (LED1_B)	High	-
D5	RGB	B34_L22_P (LED2_R) B34_L22_N (LED2_G) B34_L23_N (LED2_B)	High	-

On-board LEDs

Switches

Designator	Connected to	Active Level	Function	Note
S1	B34_L14_P (SW1)	Low	User	-
S2	B34_L14_N (SW2)	Low	User	-
S3	U26-MR (nRST)	Low	Reset (PS_POR_B)	see also Reset Process section in Configuration Signals

On-board LEDs

Power and Power-On Sequence

Power Supply

Power supply with minimum current capability of 3.0 A (TBD*) for system startup is recommended.

* TBD - To Be Determined


Power Consumption

Power Input Pin	Typical Current
+5.0V	TBD*
+5.0V_VAA	less than 250mA (TBD*)

Power Consumption

* TBD - To Be Determined


Power Distribution Dependencies



Power Distribution

Power-On Sequence

The TE0716 has only one common "PGOOD" signal (from U37, U43, U45 and U46), and there is no Enable for the board. You could control the startup of the board IC, by controlling the +5.0V and the +5.0V_VAA input signals only.




Power Sequency

Voltage Monitor Circuit

The TE0716 has also a Voltage Monitor IC. It keeps nRST signal low if the FPGA core voltage (+1.0V) drops under 0.84V or the 3.3V power supply drops to 2.94V or less.

Power Good signal is unique and comes from the power supplies IC U37, U43, U45 and U46, as you can see in the previous section "Power-On Sequence", and also could make nRST to remain low until PGOOD is high.

See also "Reset process." section in "Configuration Signals" for additional information.



Power Rails

Power Rail Name	B2B Connector	B2B Connector	Direction	Notes
	JP1 Pin	JP2 Pin		
+5.0V	1, 3, 5	1, 3, 5	Input	Main Supply voltage from the carrier board
+5.0V_VAA	43, 44	-	Input	Analog Supply voltage from the carrier board
+3.3V (VREF_JTAG)	-	5	Output	JTAG reference voltage.

Module power rails.

Bank Voltages

Bank	Schematic Name	Voltage	Notes
PS BANK 500	VCCO_MIO0_500	+3.3V	-
PS BANK 501	VCCO_MIO0_501	+1.8V	-
PS BANK 502	VCCO_DDR_502	+1.5V	-
PL BANK 0 HR	VCCO_0	+3.3V	-

PL BANK 13 HR	VCCO_13	+3.3V	-
PL BANK 33 HR	VCCO_33	+3.3V	-
PL BANK 34 HR	VCCO_34	+3.3V	-
PL BANK 35 HR	VCCO_35	+3.3V	-

Zynq SoC bank voltages.

Board to Board Connectors

TE0716 module use two 61083 BergStak® 0.8mm Plug Connectors on the bottom side.

- Part Number: 61083-121402LF (compatible with 61082 Receptacle).
- Operating Temperature: -40°C to +125°C.
 Current Rating: 0.8A per Contact.
- Number of Positions: 120 (60x per row)
- Number of Rows: 2

Technical Specifications

Absolute Maximum Ratings

Symbols	Description	Min	Max	Unit	Reference
+5.0V	Main Supply voltage from the carrier board	-0.3	6.0	V	NCV6357 Datasheet NCV6323 Datasheet NCP160 Datasheet
+5.0V_VAA	Analog Supply voltage from the carrier board	-0.3	6.0	V	NCP160 Datasheet
MIO 500	I/O input voltage for MIO bank 500	-0.4	3.85	V	Xilinx DS187 Datasheet
MIO 501	I/O input voltage for MIO bank 501	-0.4	2.35	V	Xilinx DS187 Datasheet
PL HR	I/O input voltage for HR banks	-0.4	3.85	V	Xilinx DS187 Datasheet
ADCx_P/N	I/O input voltage for ADCs analog inputs	-0.3	3.63	V	NCD98011 Datasheet

Absolute maximum ratings

Recommended Operating Conditions

Operating temperature range depends also on customer design and cooling solution. Please contact us for options.


Parameter	Min	Мах	Units	Reference Document
+5.0V Main Supply input voltage from the carrier board	4.0	5.5	V	7WB3125 Datasheet
				NCV6357 Datasheet
				NCV6323 Datasheet
				NCP160 Datasheet
+5.0V_VAA Analog Supply input voltage from the carrier board	3.75	5.5	V	NCP160 Datasheet
I/O input voltage for MIO bank 500	-0.2	3.5	V	Xilinx DS187 Datasheet

I/O input voltage for MIO bank 501	-0.2	2.0	V	Xilinx DS187 Datasheet
I/O input voltage for HR banks	-0.2	3.5	V	Xilinx DS187 Datasheet
I/O input voltage for ADCs analog inputs	-0.2	3.4	V	NCD98011 Datasheet

Recommended operating conditions.

Physical Dimensions

- Module size: 45 mm x 65 mm. Please download the assembly diagram for exact numbers.
 Mating height with 61982 receptacle connectors: 5mm, 7mm, 13mm and 17mm stack heights.
- PCB thickness: 1.65 mm.



Physical Dimension

Currently Offered Variants

Trenz shop TE0716 overview page	
English page	German page
Trenz Electronic Shop Overview	


Revision History

Hardware Revision History

Date	Revision	Changes	Documentation Link
2020-10-25	REV01	Initial Release	REV01

Hardware Revision History

Hardware revision number can be found on the PCB board together with the module model number separated by the dash.



Board hardware revision number.

Document Change History

Date	Revision	Contributor	Description	
			Correc n powe rail	
Error rendering macro 'page-	Error rendering macro 'page-	Error rendering macro 'page-		
info'	info'	info'		
Ambiguous method	Ambiguous method	Ambiguous method		
overloading for method jdk.	overloading for method jdk.	overloading for method jdk.		
proxy279.\$Proxy4022#hasCon	proxy279.\$Proxy4022#hasCon	proxy279.\$Proxy4022#hasCon		
tentLevelPermission. Cannot	tentLevelPermission. Cannot	tentLevelPermission. Cannot		
resolve which method to	resolve which method to	resolve which method to		
invoke for [null, class java.	invoke for [null, class java.	invoke for [null, class java.		
lang.String, class com.	lang.String, class com.	lang.String, class com.		
atlassian.confluence.pages.	atlassian.confluence.pages.	atlassian.confluence.pages.		
Page] due to overlapping	Page] due to overlapping	Page] due to overlapping		
prototypes between: [interface	prototypes between: [interface	prototypes between: [interface		
com.atlassian.confluence.user.	com.atlassian.confluence.user.	com.atlassian.confluence.user.		
ConfluenceUser, class java.	ConfluenceUser, class java.	ConfluenceUser, class java.		
lang.String, class com.	lang.String, class com.	lang.String, class com.		
atlassian.confluence.core.	atlassian.confluence.core.	atlassian.confluence.core.		
ContentEntityObject] [interface	ContentEntityObject] [interface	ContentEntityObject] [interface		
com.atlassian.user.User,	com.atlassian.user.User, class	com.atlassian.user.User, class		
class java.lang.String, class	java.lang.String, class com.	java.lang.String, class com.		
com.atlassian.confluence.core.	atlassian.confluence.core.	atlassian.confluence.core.		
ContentEntityObject]	ContentEntityObject]	ContentEntityObject]		

020-10-30	v.85	Guillermo Herrera	 initial release
-	all		•
		Error rendering macro 'page-	
		info'	
		Ambiguous method	
		overloading for method jdk.	
		proxy279.\$Proxy4022#hasCon	
		tentLevelPermission. Cannot	
		resolve which method to	
		invoke for [null, class java.	
		lang.String, class com.	
		atlassian.confluence.pages.	
		Page] due to overlapping	
		prototypes between: [interface	
		com.atlassian.confluence.user.	
		ConfluenceUser, class java.	
		lang.String, class com.	
		atlassian.confluence.core.	
		ContentEntityObject] [interface	
		com.atlassian.user.User, class	
		java.lang.String, class com.	
		atlassian.confluence.core.	
		ContentEntityObject]	

Document change history.

Disclaimer

Data Privacy

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

Document Warranty

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment at least free of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.proxy279.\$Proxy4022#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com. atlassian.confluence.user.ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject] [interface com. atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]