Generate jic configuration file

To configure the flash memory of some modules with Intel FPGA(/SoCs from Trenz Electronic, a .jic file repeded. This file is built from the .sof file from the Quartus project and optionally the .hex file from the software application.

This is a short tutorial on how to create the .jic file.

- More detailed instructions the found directly on the Intel website:
 - 1.1 Generate a .jic file only from the .sof file (without .hex file)
 - Nios II:1/2/ Gore nates all jer file from Brooting file mithiteex Sterial Flash (EPCQ)
 - 2 Noos of Motorial Process of Diminipulation filed Booting Solutions
 - 3 References
 - 4 Table of contents

Prepare file conversion

Generate a .jic file only from the .sof file (without .hex file)

- 1. Compile the quartus project to generate a .sof file
- 2. Go to Convert .sof with .hex file (optional) to .jic file and ignore the steps to add the .hex file

Generate a .jic file from the .sof file with .hex file

Prepare Quartus Project:

- 1. Compile the quartus project to generate a .sof file
- 2. Make following changes in platform desginer:
 - a. Serial Flash Controller II Intel FPGA IP or Generic QUAD SPI Controller II Intel FPGA IP (depending on the configuration flash memory) is needed to load the software application from the configuration flash memory
 - b. Nios II:
 - set Nios II Processor Vectors Reset vector memory to the selected flash memory controller
 - ii. set *Nios II Processor Vectors Reset vector offset* to an address after the .sof file (minimum address: *start address* + *file size* of the .sof file)
 - c. Nios V:
 - i. set Nios V Processor Vectors Reset Agent to the selected flash memory controller
 - ii. set Nios V Processor Vectors Reset Offset to an address after the .sof file (minimum address: start address + file size of the .sof file)
- 3. Recompile the whole quartus project

Prepare Nios II software project:

- 1. Open the software application in Nios II SBT for Eclipse
- 2. Recompile the software project
- 3. Right-click on project folder and select Make Targets -> Build
- 4. In the opened Make Targets window select mem_init_generate and click Build
 - a. the .hex file is created in the mem_init folder in the software project directory

Prepare Nios V software project:

- 1. Recompile the software project
- 2. Open the Nios V Command Shell
- 3. Run following commands to generate the .hex file

```
elf2flash --input path/to/sw_example.elf --output path/to/sw_example.
srec \
--reset <flash memory controller base address + CPU reset offset> \
--base <flash memory controller base address> --end <flash memory
controller end address> \
--boot <quartus_installation_path>/niosv/components/bootloader
/niosv_bootloader.srec //check directory for correct bootloader file
name
riscv32-unknown-elf-objcopy --input-target srec --output-target ihex
path/to/sw_example.srec path/to/sw_example.hex
```

Convert .sof with .hex file (optional) to .jic file

Do following steps to convert the .sof + .hex file to a .jic file:

- 1. Select File Convert Programming files from the quartus top menu
- 2. Make the following settings in the Convert Programming File window

1	🖞 Convert Programmin	g File - /design_e	xample/design_example - design_exa	mple — 🗆	×
F	ile Tools Window			Search altera.com	5
e t	Specify the input files to You can also import inpu future use.	convert and the type of programming file t file information from other files and sav	to generate. ve the conversion setup information	created here for	
	Conversion setup files				
	Open Conversion Setup Data Save Conversion Set				
	Output programming f	le			• fe
a	Programming file type:	JTAG Indirect Configuration File (.jic)			-
T	Options/Boot info b	Configuration device: EPCQ16A	▼ Mode: Activ	e Serial	• •
d	File name:	output_files/design_example.jic			
T	Advanced	Remote/Local update difference file:	ONE		~
		Create Memory Map File (Generate de	esign_example.map)		
		Create CvP files (Generate design_ex	ample.periph.jic and design_example	e.core.rbf)	
		Create config data RPD (Generate des	sign_example_auto.rpd)		

- a. Programming file type: JTAG Indirect Configuration File (.jic)
- b. Configuration device: depending on the configuration flash memory used on the module

(if the memory device is not listed click "..." button next to the dropdown menu, select correct Device family and in the Configuration Device section the correct memory device)

c. Mode: Active Serial

d. File name: specify the target directory and the output file name

File/Data area	Properties	Start Address	Add Hex Da
Flash Loader			Add Sof Pag
SOF Data	Page_0	<auto></auto>	Add Device
			Remove
			Up
			Down
			Properties
		C (1)	and a state

- e. Highlight Flash Loader in Input files to convert window
 f. Click Add Device..., select correct Device family and Device name and click OK

File/Data area	Properties	Start Address	Add Hex Data
' Flash Loader			Add Sof Page
10CL055Y			
SOF Data	Page_0	<auto></auto>	Add File
			Remove
			Up
			Down
			Properties

File/Data area Properties Start Address Flash Loader 10CL055Y SOF Data Page_0 <auto> design_example.sof 10CL055YU484</auto>	Add Hex Data
✓ Flash Loader 10CL055Y ✓ SOF Data Page_0 <auto> design_example.sof 10CL055YU484</auto>	Add Sof Page
10CL055Y SOF Data Page_0 design_example.sof 10CL055YU484	Add Cile
SOF Data Page_0 <auto> design_example.sof 10CL055YU484</auto>	A alal Eila
design_example.sof 10CL055YU484	Add File
	Remove
	Up
	Down
	Descrition
	Properties

- i. Highlight selected .sof filej. Click *Properties*, enable *Compression* and click *OK*

k. Click Add Hex Data to open then Add Hex Data window:

				\sim		
	Addressing m	ode				
	<u>A</u> bsolut <u>R</u> elative	e addressing addressing				
	Set s	tart address: 0	x0			
	Bi <mark>t-level endia</mark>	nness				
	 <u>L</u>ittle en <u>B</u>ig end 	dian an				
	Hex file					
	sw_example/mem_init/sw_example.hex					
	· · · · · · · · · · · · · · · · · · ·	ОК	Cancel			
		ssing mode to Absolu	ute addressing			
Click Ge	i. set Addres ii. set Bit-lev iii. click "", t iv. click OK to nerate to start conve to convert	el endianness to Big prowse to the .hex fil add the .hex file arting the .sof file and	e location and click o	pen		
Click Ge	i. set Addres ii. set Bit-lev iii. click "", t iv. click OK to nerate to start conve to convert File/Data area	el endianness to Big prowse to the .hex fil add the .hex file enting the .sof file and Properties	d .hex file to a .jic file	pen		Add He <u>x</u> Data
Click Ge	i. set Addres ii. set Bit-lev iii. click "", t iv. click OK to nerate to start conve to convert File/Data area sh Loader	el endianness to Big prowse to the .hex fil add the .hex file erting the .sof file and Properties	d .hex file to a .jic file	pen		Add He <u>x</u> Data Add <u>S</u> of Page
Click Ge	i. set Addrex ii. set Bit-lev iii. click "", t iv. click OK to nerate to start convert ito convert File/Data area sh Loader 10CL055Y < Data	el endianness to Big prowse to the .hex file add the .hex file enting the .sof file and Properties Absolute addressing	d .hex file to a .jic file	pen		Add He <u>x</u> Data Add ≦of Page Add <u>E</u> ile
Click Ge Input files	i. set Addres ii. set Bit-lev iii. click "", t iv. click OK to nerate to start conve to convert File/Data area sh Loader 10CL055Y < Data sw_ccample.hex	el endianness to Big prowse to the .hex file add the .hex file erting the .sof file and Properties Absolute addressing	d .hex file to a .jic file Start Address Ox000BE6E0	pen		Add He <u>x</u> Data Add <u>S</u> of Page Add <u>E</u> ile Remove
Click Ge	i. set Addree ii. set Bit-lev iii. click "", t iv. click OK to nerate to start conver to convert File/Data area sh Loader 10CL055Y x Data sw_example.hex F Data design_example.sof	el endianness to Big prowse to the .hex file add the .hex file enting the .sof file and Properties Absolute addressing Page_0 10CL055YU484	d .hex file to a .jic file Start Address Ox000BE6E0 Ox0000D000	pen		Add He <u>x</u> Data Add <u>S</u> of Page Add <u>E</u> ile Remove Up
Click Ge	i. set Addree ii. set Bit-lev iii. click "", t iv. click OK to nerate to start convert i to convert File/Data area sh Loader 10CL055Y x Data sw_example.hex F Data design_example.sof	el endianness to Big prowse to the .hex file o add the .hex file erting the .sof file and Properties Absolute addressing Page_0 10CL055YU484	d .hex file to a .jic file Start Address Ox000BE6E0 Ox0000000	pen		Add He <u>x</u> Data Add <u>S</u> of Page Add <u>E</u> ile Remove Up Down
Click Ge	i. set Addree ii. set Bit-lev iii. click "", t iv. click OK to nerate to start convert ito convert File/Data area sh Loader 10CL055Y x Data sw_example.hex F Data design_example.sof	el endianness to Big prowse to the .hex file o add the .hex file erting the .sof file and Properties Absolute addressing Page_0 10CL055YU484	e location and click o d .hex file to a .jic file Start Address 0x000BE6E0	pen		Add He <u>x</u> Data Add <u>S</u> of Page Add <u>F</u> ile Remove Up Down Properties

You can use the Quartus Programmer to program the flash configuration device with the .jic file.

References

• AN 736: Nios II Processor Booting From Altera Serial Flash (EPCQ)

- Intel Quartus Prime Pro Edition User Guide: Programmer
 Intel Quartus Prime Standard Edition User Guide: Programmer