

TE0865 TRM

[Download PDF version of this document.](#)

Table of contents

Overview

1 Overview

The Trenez Electronic TE0865 is a high-performance MPSoC module integrating a Xilinx Zynq UltraScale+ ZU17EG (other assembly options for the FPGA are available), up to 8 GByte DDR4 SDRAM with ECC on PS, up to 8 GByte DDR4 SDRAM on PL, 256 MByte Flash memory for configuration and operation, Gigabit Ethernet PHY, and powerful switch-mode power supplies for all on-board voltages. A large number of configurable I/Os is provided via rugged high-speed stacking connections.

2 Signals, Interfaces and Pins

The prototype configuration of TE0865 will be available with many configuration options available that you can customize to meet your specific needs.

2.1 Board to Board (B2B) I/Os

2.2 MGT Lanes

2.3 I2C Addresses

2.4 MIO Pins

2.5 Test Points

3 On-board Peripherals

Refer to <http://trenz-electronic.com> for the current online version of this manual and other available documentation.

3.1 System Controller CPLD

3.2 Dual QSPI Flash Memory

3.3 eMMC Memory

3.4 Gigabit Ethernet

3.5 USB2.0 Transceiver

3.6 ROM

3.7 Crypto Authentication

3.8 OPTIGA Authentication

3.9 Package C-1750

3.10 Device ZU17EG, ZU19*

3.11 Engine Sources

4 Power and Speeder-1 Or-2 Sequence

4.1 Temperature, E, **, *

4.2 Power Consumption

4.3 DDR4 on PS with ECC Dependencies

4.4 Power - Data Width: 64 bit

4.5 Voltage Size: 1.2V, 1.8V

4.6 Power - Speed: 2400 (Gb/s) ***

4.7 DDR4 on PL

5 Board to Board Connector

5.1 Feature Size: 4GB*

5.2 Connector Speed Rating: 20 Gb/s ***

5.3 Connector Speed Ratings

5.4 Current Data Width: 8 Bit

5.5 Connector Speed Ratings

5.6 Dual QSPI Boot Flash in dual parallel mode (size depends on assembly version)

6 Technical Specifications

6.1 Absolute Maximum Ratings

6.2 I/O Address: 128 MByte

6.3 I/O Address: 128 MByte with EU-48™ node identity (Microchip 24AA025E48)

6.4 I/O Address: 128 MByte

6.5 I/O Address: 128 MByte

6.6 I/O Address: 128 MByte

6.7 I/O Address: 128 MByte

6.8 I/O Address: 128 MByte

6.9 I/O Address: 128 MByte

6.10 I/O Address: 128 MByte

6.11 I/O Address: 128 MByte

6.12 I/O Address: 128 MByte

6.13 I/O Address: 128 MByte

6.14 I/O Address: 128 MByte

6.15 I/O Address: 128 MByte

6.16 I/O Address: 128 MByte

6.17 I/O Address: 128 MByte

6.18 I/O Address: 128 MByte

6.19 I/O Address: 128 MByte

6.20 I/O Address: 128 MByte

6.21 I/O Address: 128 MByte

6.22 I/O Address: 128 MByte

6.23 I/O Address: 128 MByte

6.24 I/O Address: 128 MByte

6.25 I/O Address: 128 MByte

6.26 I/O Address: 128 MByte

6.27 I/O Address: 128 MByte

6.28 I/O Address: 128 MByte

6.29 I/O Address: 128 MByte

6.30 I/O Address: 128 MByte

6.31 I/O Address: 128 MByte

6.32 I/O Address: 128 MByte

6.33 I/O Address: 128 MByte

6.34 I/O Address: 128 MByte

6.35 I/O Address: 128 MByte

6.36 I/O Address: 128 MByte

6.37 I/O Address: 128 MByte

6.38 I/O Address: 128 MByte

6.39 I/O Address: 128 MByte

6.40 I/O Address: 128 MByte

6.41 I/O Address: 128 MByte

6.42 I/O Address: 128 MByte

6.43 I/O Address: 128 MByte

6.44 I/O Address: 128 MByte

6.45 I/O Address: 128 MByte

6.46 I/O Address: 128 MByte

6.47 I/O Address: 128 MByte

6.48 I/O Address: 128 MByte

6.49 I/O Address: 128 MByte

6.50 I/O Address: 128 MByte

6.51 I/O Address: 128 MByte

6.52 I/O Address: 128 MByte

6.53 I/O Address: 128 MByte

6.54 I/O Address: 128 MByte

6.55 I/O Address: 128 MByte

6.56 I/O Address: 128 MByte

6.57 I/O Address: 128 MByte

6.58 I/O Address: 128 MByte

6.59 I/O Address: 128 MByte

6.60 I/O Address: 128 MByte

6.61 I/O Address: 128 MByte

6.62 I/O Address: 128 MByte

6.63 I/O Address: 128 MByte

6.64 I/O Address: 128 MByte

6.65 I/O Address: 128 MByte

6.66 I/O Address: 128 MByte

6.67 I/O Address: 128 MByte

6.68 I/O Address: 128 MByte

6.69 I/O Address: 128 MByte

6.70 I/O Address: 128 MByte

6.71 I/O Address: 128 MByte

6.72 I/O Address: 128 MByte

6.73 I/O Address: 128 MByte

6.74 I/O Address: 128 MByte

6.75 I/O Address: 128 MByte

6.76 I/O Address: 128 MByte

6.77 I/O Address: 128 MByte

6.78 I/O Address: 128 MByte

6.79 I/O Address: 128 MByte

6.80 I/O Address: 128 MByte

6.81 I/O Address: 128 MByte

6.82 I/O Address: 128 MByte

6.83 I/O Address: 128 MByte

6.84 I/O Address: 128 MByte

6.85 I/O Address: 128 MByte

6.86 I/O Address: 128 MByte

6.87 I/O Address: 128 MByte

6.88 I/O Address: 128 MByte

6.89 I/O Address: 128 MByte

6.90 I/O Address: 128 MByte

6.91 I/O Address: 128 MByte

6.92 I/O Address: 128 MByte

6.93 I/O Address: 128 MByte

6.94 I/O Address: 128 MByte

6.95 I/O Address: 128 MByte

6.96 I/O Address: 128 MByte

6.97 I/O Address: 128 MByte

6.98 I/O Address: 128 MByte

6.99 I/O Address: 128 MByte

6.100 I/O Address: 128 MByte

6.101 I/O Address: 128 MByte

6.102 I/O Address: 128 MByte

6.103 I/O Address: 128 MByte

6.104 I/O Address: 128 MByte

6.105 I/O Address: 128 MByte

6.106 I/O Address: 128 MByte

6.107 I/O Address: 128 MByte

6.108 I/O Address: 128 MByte

6.109 I/O Address: 128 MByte

6.110 I/O Address: 128 MByte

6.111 I/O Address: 128 MByte

6.112 I/O Address: 128 MByte

6.113 I/O Address: 128 MByte

6.114 I/O Address: 128 MByte

6.115 I/O Address: 128 MByte

6.116 I/O Address: 128 MByte

6.117 I/O Address: 128 MByte

6.118 I/O Address: 128 MByte

6.119 I/O Address: 128 MByte

6.120 I/O Address: 128 MByte

6.121 I/O Address: 128 MByte

6.122 I/O Address: 128 MByte

6.123 I/O Address: 128 MByte

6.124 I/O Address: 128 MByte

6.125 I/O Address: 128 MByte

6.126 I/O Address: 128 MByte

6.127 I/O Address: 128 MByte

6.128 I/O Address: 128 MByte

6.129 I/O Address: 128 MByte

6.130 I/O Address: 128 MByte

6.131 I/O Address: 128 MByte

6.132 I/O Address: 128 MByte

6.133 I/O Address: 128 MByte

6.134 I/O Address: 128 MByte

6.135 I/O Address: 128 MByte

6.136 I/O Address: 128 MByte

6.137 I/O Address: 128 MByte

6.138 I/O Address: 128 MByte

6.139 I/O Address: 128 MByte

6.140 I/O Address: 128 MByte

6.141 I/O Address: 128 MByte

6.142 I/O Address: 128 MByte

6.143 I/O Address: 128 MByte

6.144 I/O Address: 128 MByte

6.145 I/O Address: 128 MByte

6.146 I/O Address: 128 MByte

6.147 I/O Address: 128 MByte

6.148 I/O Address: 128 MByte

6.149 I/O Address: 128 MByte

6.150 I/O Address: 128 MByte

6.151 I/O Address: 128 MByte

6.152 I/O Address: 128 MByte

6.153 I/O Address: 128 MByte

6.154 I/O Address: 128 MByte

6.155 I/O Address: 128 MByte

6.156 I/O Address: 128 MByte

6.157 I/O Address: 128 MByte

6.158 I/O Address: 128 MByte

6.159 I/O Address: 128 MByte

6.160 I/O Address: 128 MByte

6.161 I/O Address: 128 MByte

6.162 I/O Address: 128 MByte

6.163 I/O Address: 128 MByte

6.164 I/O Address: 128 MByte

6.165 I/O Address: 128 MByte

6.166 I/O Address: 128 MByte

6.167 I/O Address: 128 MByte

6.168 I/O Address: 128 MByte

6.169 I/O Address: 128 MByte

6.170 I/O Address: 128 MByte

6.171 I/O Address: 128 MByte

6.172 I/O Address: 128 MByte

6.173 I/O Address: 128 MByte

6.174 I/O Address: 128 MByte

6.175 I/O Address: 128 MByte

6.176 I/O Address: 128 MByte

6.177 I/O Address: 128 MByte

6.178 I/O Address: 128 MByte

6.179 I/O Address: 128 MByte

6.180 I/O Address: 128 MByte

6.181 I/O Address: 128 MByte

6.182 I/O Address: 128 MByte

6.183 I/O Address: 128 MByte

6.184 I/O Address: 128 MByte

6.185 I/O Address: 128 MByte

6.186 I/O Address: 128 MByte

6.187 I/O Address: 128 MByte

6.188 I/O Address: 128 MByte

6.189 I/O Address: 128 MByte

6.190 I/O Address: 128 MByte

6.191 I/O Address: 128 MByte

6.192 I/O Address: 128 MByte

6.193 I/O Address: 128 MByte

6.194 I/O Address: 128 MByte

6.195 I/O Address: 128 MByte

6.196 I/O Address: 128 MByte


6.197 I/O Address: 128 MByte

6.198 I/O Address: 128 MByte

- * depends on assembly version
- ** also non low power assembly options possible
- *** depends on used U+ Zynq and DDR4 combination


Block Diagram

TE0865



TE0865 block diagram

Main Components



TE0865 main components

1. ZYNQ Ultrascale+ MPSoC FPGA, U30
2. PL DDR4 SDRAM, U9, U10, U28, U29
3. PS DDR4 SDRAM, U5...U8, U11
4. Intel MAX 10 FPGA, U46
5. eMMC RAM, U1
6. Dual QSPI Flash, U32, U33
7. Crypto Authentication IC, U19
8. OPTIGA Trust M Authentication IC, U16
9. EEPROM MAC Address, U14
10. USB2.0 Transceiver, U2
11. Gigabit Ethernet Transceiver, U17
12. B2B Connector, J2
13. B2B Connector, J3
14. B2B Connector, J1
15. B2B Connector, J4
16. Power Terminal, J5
17. Configurable Regulator, U20

Initial Delivery State

| Storage device name | Content | Notes |
|------------------------|----------------|--------------|
| Quad SPI Flash | Not Programmed | |
| EEPROM | Programmed | MAC Address |
| System Controller CPLD | Programmed | Intel MAX 10 |
| PL DDR4 SDRAM | Not Programmed | |
| PS DDR4 SDRAM | Not Programmed | |
| eMMC | Not Programmed | |

Initial delivery state of programmable devices on the module

Configuration Signals

| Function | Schematic | Connected to | Direction | Description |
|-----------------------|-----------|---------------|-----------|-------------|
| Boot Mode | MODE0...3 | B2B, J3A | Input | |
| Reset | PERST0 | B2B, J1B | Input | |
| Power Good | PG_SOM | B2B, J2B | Output | |
| Power Enable | EN_SOM | B2B, J2B | Input | |
| Manual Reset | MR | B2B, J2B | Output | |
| | | CPLD, U46 | Output | |
| Power Signal | PG_+3.3V | B2B, J2B | Output | |
| Battery Supply | V_BAT | Bank PSCONFIG | Input | |
| Control Signal | DONE | B2B, J3B | Output | Pull up |
| Control Signal | POR_B | B2B, J3B | Input | Pull up |
| Initialization Signal | INIT_B | B2B, J3B | Output | Pull up |
| Program Signal | PROG_B | B2B, J3B | Output | Pull up |
| Reset Signal | SRST_B | B2B, J3B | Input | Pull up |

Controller signal.

Signals, Interfaces and Pins

Board to Board (B2B) I/Os

FPGA bank number and number of I/O signals connected to the B2B connector:

| Bank | Type | B2B Connector | I/O Signal Count | Voltage | Notes |
|------|---------|---------------|-------------------------------------|----------|------------------|
| 64 | HP | JM2 | 48x Single Ended, 24x LVDS Pairs | Variable | Max voltage 1.8V |
| 65 | HP | JM2 | 24x Single Ended, 12x LVDS Pairs | Variable | Max voltage 1.8V |
| 65 | HP | JM3 | 24x Single Ended, 12x LVDS Pairs | Variable | Max voltage 1.8V |
| 66 | HP | JM1 | 48x Single Ended, 24x LVDS Pairs | Variable | Max voltage 1.8V |
| 500 | MIO | JM1 | 26x Single Ended | 1.8V | MIO0...25 |
| 501 | MIO | JM1 | 6x Single Ended | Variable | Max voltage 3.3V |
| 505 | GTR | JM3 | 16x Single Ended, 8x LVDS Pairs | 0.85V | 4x Lanes |
| 505 | GTR CLK | JM3 | 2x differential Clock | - | |

General PL I/O to B2B connectors information

For detailed information about the pin-out, please refer to the [Pin-out table](#).

MGT Lanes

The Xilinx Zynq UltraScale+ device used on the TE0865 module has 4x Lanes MGT transceivers connected to Bank 505 PSGTR. All 4x lanes are wired directly to B2B connector J3B consisting of one transmit and one receive (TX/RX) differential pairs, four signals total per one MGT lane. Furthermore, MGT clocks are sourced by oscillators U3 and U4 at 27 and 100 MHz respectively. Following table lists lane number, FPGA bank number, transceiver type, signal schematic name, board-to-board pin connection and FPGA pins connection:

| Bank | Pin | Signal Name | B2B Pin | Note |
|----------------|------------|--|--|---------|
| 505 (PSGTR) | MGT Lane 0 | <ul style="list-style-type: none"> GTR_RX0_P GTR_RX0_N GTR_TX0_P GTR_TX0_N | <ul style="list-style-type: none"> J3B-D39 J3B-D40 J3B-C38 J3B-C39 | |
| | MGT Lane 1 | <ul style="list-style-type: none"> GTR_RX1_P GTR_RX1_N GTR_TX1_P GTR_TX1_N | <ul style="list-style-type: none"> J3B-D36 J3B-D37 J3B-C35 J3B-C36 | |
| | MGT Lane 2 | <ul style="list-style-type: none"> GTR_RX2_P GTR_RX2_N GTR_TX2_P GTR_TX2_N | <ul style="list-style-type: none"> J3B-D33 J3B-D34 J3B-C32 J3B-C33 | |
| | MGT Lane 3 | <ul style="list-style-type: none"> GTR_RX3_P GTR_RX3_N GTR_TX3_P GTR_TX3_N | <ul style="list-style-type: none"> J3B-D30 J3B-D31 J3B-C29 J3B-C30 | |
| | MGT_CLK0 | MGT505_CLK0 (P/N) | Oscillator, U3 | 27 MHz |
| | MGT_CLK1 | MGT505_CLK1 (P/N) | Oscillator, U4 | 100 MHz |
| | MGT_CLK2 | <ul style="list-style-type: none"> MGT505_CLK2_P MGT505_CLK2_N | <ul style="list-style-type: none"> J3A-A29 J3A-A30 | |
| | MGT_CLK3 | <ul style="list-style-type: none"> MGT505_CLK2_P MGT505_CLK2_N | <ul style="list-style-type: none"> J3A-B30 J3A-B31 | |

MGT Lanes connection

There are 3 clock sources for the GTR transceivers. B505_CLK0 is connected directly to B2B connector JM3, so the clock can be provided by the carrier board. Clocks B505_CLK1 and B505_CLK3 are provided by the on-board clock generator (U10). As there are no capacitive coupling of the data and clock lines that are connected to the connectors, these may be required on the user's PCB depending on the application. JTAG Interface

JTAG access to the UltraScale+ MPSoC FPGA through B2B connector J3B.

| JTAG Signal | B2B Connector |
|-------------|---------------|
| TMS | J3B- D59 |

| | |
|-----|----------|
| TDI | J3B- D57 |
| TDO | J3B- D58 |
| TCK | J3B- D56 |

JTAG pins connection

JTAG access to the system controller CPLD, Intel MAX10 FPGA(U46) through B2B connector J2B.

| JTAG Signal | B2B Connector |
|-------------|---------------|
| TCK_MAX10 | J2B- D56 |
| TMS_MAX10 | J2B- D57 |
| TDO_MAX10 | J2B- D58 |
| TDI_MAX10 | J2B- D59 |
| JTAGEN | Pulled Up |

JTAG pins connection

I2C Addresses

| I2C Address | Designator | Notes |
|-------------|------------|------------------------|
| 0x53 | U14 | EEPROM |
| 0x30 | U16 | OPTIGA Trust M |
| 0x4E | U20 | Configurable Regulator |

I2C addresses

MIO Pins

| MIO Pin | Connected to | Notes |
|------------|------------------|---|
| MIO0...5 | QSPI Flash, U32 | |
| MIO6...11 | QSPI, Flash, U33 | |
| MIO13...22 | eMMC, U1 | |
| MIO23 | B2B, J2A | U_INIT |
| MIO24...25 | B2B, J3B | I ² C via Voltage Transform, U15 |
| MIO26...27 | B2B, J2A | UART0_RX |
| MIO28...29 | B2B, J2A | UART1_RX |
| MIO30...31 | B2B, J2A | I ² C via Voltage Transform, U12 |
| MIO32...37 | B2B, J2A | GPIO0...5 |
| MIO38 | B2B, J2A | M_INIT |
| MIO39...42 | B2B, J2B | SD |

| | | |
|------------|--------------|---------|
| MIO43 | B2B, J2A | PS_RSTn |
| MIO44...51 | B2B, J2A | SD |
| MIO52...63 | USB2.0, U2 | USB2.0 |
| MIO64...77 | ETH PHY, U17 | ETH PHY |

MIOs pins

Test Points

| Test Point | Signal | Notes |
|------------|--------------------|-------|
| TP1...2 | +12.0V | |
| TP3...4 | +3.3V | |
| TP5...6 | +3.3V_SW | |
| TP7...8 | +2.3V | |
| TP9...10 | +1.8V | |
| TP11...12 | +1.8V_AUX | |
| TP13...14 | +1.8V_VCCADC | |
| TP15...16 | +0.85V_VCCINT | |
| TP17...18 | +1.2V_PL_DDR | |
| TP19...20 | +2.5V_PL_DDR | |
| TP21...22 | +0.85V_GTR_AVCC_PS | |
| TP23...24 | +1.8V_GTR_AVTT_PS | |
| TP25...26 | +1.8V_AUX_PS | |
| TP27...28 | +1.2V_PLL_PS | |
| TP29...30 | +1.2V_PS_DDR | |
| TP31...32 | +2.5V_PS_DDR | |
| TP33...34 | VREFA_DDR_PS | |
| TP35...36 | VREFA_DDR_PL | |
| TP37...38 | VTT_DDR_PS | |
| TP39...40 | VTT_DDR_PL | |
| TP41...42 | +0.9V_GTH_AVCC | |
| TP43...44 | +1.8V_GTH_AUX | |
| TP45...46 | +1.2V_GTH_AVTT | |
| TP47...48 | +0.9V_GTY_AVCC | |
| TP49...50 | +1.8V_GTY_AUX | |
| TP51...52 | +1.2V_GTY_AVTT | |

Test Points Information

On-board Peripherals

| Chip/Interface | Designator | Notes |
|------------------------------|----------------------------|-------|
| Intel MAX 10 CPLD | U46 | |
| PL DDR4 SDRAM | U9, U10, U28, U29 | |
| PS DDR4 SDRAM | U5...U8, U11 | |
| Dual QSPI Flash | U32, U33 | |
| eMMC Memory | U1 | |
| USB2.0 Transceiver | U2 | |
| Gigabit Ethernet Transceiver | U17 | |
| EEPROM | U14 | |
| Crypto Authentication | U19 | |
| OPTIGA Authentication | U16 | |
| MEMS Oscillator | U3, U4, U13, U18, U31, U34 | |

On board peripherals

System Controller CPLD

The TE0865 is equipped with an Intel MAX 10 as System Controller CPLD (U46). Please check further information in the TE0865 CPLD page.

| Bank | Schematic | Connected to | Notes |
|---------|-----------------|----------------|----------------------------|
| Bank 1A | VCCIO1A | 3.3V | |
| Bank 1B | TCK_MAX10 | B2B, J2B | |
| | TMS_MAX10 | B2B, J2B | |
| | TDO_MAX10 | B2B, J2B | |
| | TDI_MAX10 | B2B, J2B | |
| | VCCIO1B | 3.3V | |
| Bank 2 | EN_VTT_DDR_PL | Regulator, U26 | |
| | EN_+2.5V_PL_DDR | Regulator, U22 | Enable Power DDR4 PL |
| | EN_+1.2V_PL_DDR | Regulator, U24 | Enable Power DDR4 PL |
| | PG_+1.2V_PL_DDR | Regulator, U24 | Power Good DDR4 PL |
| | EN_+1.8V_AUX_PS | Regulator, U43 | |
| | EN_SOM | B2B, J2B | Main 'Power Enable' signal |
| | PG_SOM | B2B, J2B | Main 'Power Good' signal |
| | SC_EXT_2...3 | B2B, J2B | |
| | PG_VCCINT | Regulator, U20 | Configurable Regulator |

| | | | |
|--------|-----------------------|----------------------------|----------------------------------|
| | LTM_FAULT | Regulator, U20 | Configurable Regulator |
| | MR | B2B, J2B Regulator, U51 | |
| Bank 3 | SMB_ALERTn | Regulator, U20 | Configurable Regulator |
| | PG_+2.5V_PL_DDR | Regulator, U22 | Power Good DDR4 PL |
| | LTM_RUNP_EN | Regulator, U20 | Configurable Regulator |
| | M_SDA | I ² C Bus | B2B, J2A via level shifter (U12) |
| | M_SCL | I ² C Bus | B2B, J2A via level shifter (U12) |
| | RST_SYSn | Diod, U53B | Reset |
| | EN_+0.9V_GTH_AVCC | Regulator, U35 | |
| | EN_+0.9V_GTY_AVCC | Regulator, U38 | |
| | PG_+1.2V_PS_DDR | Regulator, U25 | Power Good DDR4 PS |
| | PG_+0.9V_GTH_AVCC | Regulator, U35 | |
| | PG_+0.9V_GTY_AVCC | Regulator, U38 | |
| | EN_+3.3V_SW | Regulator, U52 | Secondary Power |
| | EN_+1.2V_PLL_PS | Regulator, U42 | |
| | PG_+1.8V_GTR_AVTT_PS | Regulator, U47 | |
| | PG_+1.8V | Regulator, U41 | |
| | EN_+2.5V_PS_DDR | Regulator, U23 | Enable Power DDR4 PS |
| | PG_+1.2V_GTY_AVTT | Regulator, U39 | |
| | EN_+1.2V_GTY_AVTT | Regulator, U39 | |
| | M_INT | B2B, J2A | |
| | EN_+1.8V_VCCADC | Regulator, U49 | |
| | PG_+0.85V_GTR_AVCC_PS | Regulator, U48 | |
| | EN_VTT_DDR_PS | Regulator, U27 | |
| | EN_+1.8V | Regulator, U41 | |
| | EN_+1.8V_GTY_AUX | Regulator, U40 | |
| | PG_+2.3V | Regulator, U45 | |
| Bank 6 | VCCIO6 | 3.3V | |
| Bank 5 | EN_+1.8V_GTR_AVTT_PS | Regulator, U47 | |
| | EN_+1.8V_GTH_AUX | Regulator, U37 | |
| | EN_+1.8V_AUX | Regulator, U50 | |
| | EN_+1.2V_GTH_AVTT | Regulator, 36 | |
| | PG_+1.2V_GTH_AVTT | regulator, U36 | |
| | +3.3V_SW | eMMC, U1 | |
| | EN_+1.2V_PS_DDR | Regulator, U25 | Power Good DDR4 PS |
| | EN_+0.85V_GTR_AVCC_PS | Regulator, U48 | |
| | PG_+1.2V_GTH_AVTT | Regulator, U48 | |
| | EN_VCCINT | Regulator, U20 | |
| | EN_+2.3V | Regulator, U45 | |

| | | | |
|--|-----------------|----------------|--------------------|
| | PG_+1.8V_AUX | Regulator, U50 | |
| | PG_+2.5V_PS_DDR | Regulator, U23 | Power Good DDR4 PS |

CPLD pin connections

Dual QSPI Flash Memory

The TE0865 is equipped with dual 128 Mb (256 Mb) QSPI flash memory, U32 and U33 for configuration and operation storage.

| Designator | Pin | Schematic | Notes |
|------------|-----------|-----------|-------|
| U32 | CLK | MIO0 | |
| | DI/IO0 | MIO4 | |
| | DO/IO1 | MIO1 | |
| | nWP/IO2 | MIO2 | |
| | nHOLD/IO3 | MIO3 | |
| | nCS | MIO5 | |
| U33 | CLK | MIO12 | |
| | DI/IO0 | MIO8 | |
| | DO/IO1 | MIO9 | |
| | nWP/IO2 | MIO10 | |
| | nHOLD/IO3 | MIO11 | |
| | nCS | MIO7 | |

Quad SPI interface MIOs and pins

eMMC Memory

The TE0865 is equipped with an eMMC Flash memory IC(U1) connected to the PS MIO pins MIO13.. MIO22.

| Designator | Pin | Schematic | Connected to | Notes |
|------------|----------|-----------|--------------|---------------------|
| U32 | CLK | MMC-CCLK | MIO22 | |
| | nRESET | RST_PERn | - | PS_RSTn, PS_SYSn |
| | CMD | MMC-CMD | MIO21 | |
| | DAT0...7 | MMCD0...7 | MIO13...20 | |

eMMC connections

Gigabit Ethernet

On-board Gigabit Ethernet PHY (U17) is provided with Marvell Alaska 88E1512 IC (U17). The Ethernet PHY RGMII interface is connected to the ZynqMP Ethernet3 PS GEM3. I/O voltage is fixed at 1.8V for HSTL signaling. The reference clock input of the ETH is supplied from an on-board 25.00 MHz oscillator (U18).

| Pin | Schematic | Connected to | Note |
|-----|-----------|--------------|------|
|-----|-----------|--------------|------|

| | | | |
|-----------|--------------|-----------------|--------------------------------|
| MDIP0...3 | PHY_MDI0...3 | B2B, J3A | |
| MDC | ETH_MDC | MIO76 | |
| MDIO | ETH_MDIO | MIO77 | |
| S_IN | S_IN | N.C | |
| S_OUT | S_OUT | N.C | |
| TXD0...3 | ETH_TXD0...3 | MIO65...68 | |
| TX_CTRL | ETH_TXCTL | MIO69 | |
| TX_CLK | ETH_TXCK | MIO64 | |
| RXD0...3 | ETH_RXD0...3 | MIO71...74 | |
| RX_CTRL | ETH_RXCTL | MIO75 | |
| RX_CLK | ETH_RXCK | MIO70 | |
| LED1 | PHY_LED1 | B2B, J3A | |
| RESETn | ETH_RST | MIO24 | |
| XTAL_IN | ETH_CLK | Oscillator, U18 | Input Clock of ETH Transceiver |
| nRESET | RST_PERn | B2B, J2A | PS_RSTn, PS_SYSn |

GigaBit Ethernet connection

USB2.0 Transceiver

Hi-speed USB2.0 transceiver (U2) is provided with USB3340 from Microchip. The transceiver is connected to the PS MIO via MIO52..63. The I/O voltage is fixed at 3.3V (VBAT) and PHY reference clock input is supplied from the on-board 24.00 MHz oscillator (U13).

| Pin | Schematic | MIO | B2B Name | Notes |
|--------------|-------------------|----------------------|----------|---|
| RESETB | RST_PERn | - | | RST_PERn |
| VBAT | VBAT | - | | 3.3V |
| CPEN | USB_CPEN | - | B2B, J3A | |
| VBUS | USB_VBUS | - | B2B, J3A | |
| ID | USB_ID | - | B2B, J3A | |
| DP, DM | USB_DP USB_DM | - | B2B, J3A | |
| REFCLK | USB_CLK2 4_PHY | - | - | 24.00MHz from on-board oscillator (U13). |
| REFSEL[0..2] | - | - | - | Reference clock frequency select, all set to 1.8V selects 24 MHz. |
| DATA0...7 | USB_DATA0...7 | MIO56,57,54, 59...62 | - | USB Data |
| STP | USB_STP | MIO58 | - | |
| NXT | USB_NXT | MIO55 | - | |
| DI | USB_DI | MIO53 | - | |
| CLKOUT | USB_CLKOUT | MIO52 | - | |

General overview of the USB PHY signals

EEPROM

There is an EEPROM (U14) provided on the module TE0865 for storing MAC Address. The EEPROM has the I²C bus address 0x53.

| MIO Pin | Schematic | U25 Pin | Notes |
|---------|-----------|---------|-------|
| MIO39 | I2C_SDA | SDA | |
| MIO38 | I2C_SCL | SCL | |

I2C EEPROM interface MIOs and pins

Crypto Authentication

The TE0865 is equipped with an authentication IC, ATECC608A (U19) which includes an EEPROM array for storage of up to 16 keys, certificates, miscellaneous read/write, read-only or secret data, consumption logging, and security configurations. Access to the various sections of memory can be restricted in a variety of ways and then the configuration can be locked to prevent changes.

| Pin | Schematic | Connected to | Notes |
|-----|-----------|--------------|----------|
| SDA | M_SDA | B2B, J2A | M_SDA_PS |
| SCL | M_SDA | B2B, J2A | M_SCL_PS |

Crypto Authentication connection

OPTIGA Authentication

The TE0865 is equipped with an OPTIGA Trust M IC, SLS32AIA010MH (U16). The OPTIGA Trust M comes with up to 10kB of user memory that can be used to store X.509 certificates and data. OPTIGA Trust M is based on Common Criteria (CC) Certified EAL6+ (high) hardware enabling it to prevent physical attacks on the device itself and providing high assurance that the keys or arbitrary data stored cannot be accessed by an unauthorized entity. The OPTIGA Trust M is connected via I²C with address of 0x30.

| Pin | Schematic | Connected to | Notes |
|-----|-----------|--------------|---------|
| SDA | M_SDA | B2B, J2A | |
| SCL | M_SDA | B2B, J2A | |
| RST | RST_SECN | B2B, J2A | PS_RSTn |

OPTIGA Authentication connection

PL DDR4 SDRAM

The TE0865 SoM has four volatile DDR4 SDRAM ICs connected to Programmable Logic(PL) for operations, storing and streaming data.

- Part number: MT40A1G16RC-062E*
- Supply voltage: 1.2V
- Speed: 3200 MT/s*
- Temperature: -40 ~ 95 °C*

* depends on assembly version

PS DDR4 SDRAM

The TE0865 SoM has five volatile DDR4 SDRAM ICs connected to Processing System (PS) for operations, storing and streaming data.

- Part number: MT40A1G16RC-062E*
- Supply voltage: 1.2V
- Speed: 3200 MT/s*
- Temperature: -40 ~ 95 °C*

* depends on assembly version

Clock Sources

| Designator | Description | Frequency | Note |
|------------|-----------------|-----------|------------|
| U3 | MEMS Oscillator | 27 MHz | MGT_CLK0 |
| U4 | MEMS Oscillator | 100 MHz | MGT_CLK1 |
| U13 | MEMS Oscillator | 24 MHz | USB_CLK |
| U18 | MEMS Oscillator | 25 MHz | ETH_CLK |
| U31 | MEMS Oscillator | 200 MHz | DDR4 Clock |
| U34 | MEMS Oscillator | 33.33 MHz | PS REF CLK |

Oscillators

Power and Power-On Sequence

Power Supply

Power supply with minimum current capability of 3.0 A for system startup is recommended.


Power Consumption

| Power Input Pin | Typical Current |
|-----------------|-----------------|
| VIN | TBD* |

Power Consumption


* TBD - To Be Determined

Power Distribution Dependencies



Power Distribution

Power-On Sequence




0.85V, 1.5A max

Power Sequence

Voltage Monitor Circuit

The LTM4700 (U20) is a dual 50A or single 100A step-down μ Module(power module) DC/DC regulator featuring remote configurability and telemetry-monitoring of power management parameters over standard I2C-based digital interface protocol.



Voltage Monitor Circuit

Power Rails

| Power Rail Name | B2B J1 Pin | B2B J2 Pin | B2B J3 Pin | B2B J4 Pin | Direction | Notes |
|-----------------|------------|------------|------------|------------|-----------|-------|
| VCCIO_67 | D10 | - | - | - | In | |
| VCCIO_66 | D20 | - | - | - | In | |
| VCCIO_64 | D35 | - | - | - | In | |
| VCCIO_65 | D45 | - | - | - | In | |
| VCCIO_91 | - | A6, | - | - | In | |
| VCCIO_90 | - | B10 | - | - | In | |
| VCCIO_89 | - | A21 | - | - | In | |
| V_IO_CFG | - | A45 | - | - | In | |
| +1.2V_PL_DDR | - | B44 | - | - | Out | |

| | | | | | | |
|----------|---|-----|-----|---|-----|--|
| VCCIO_68 | - | C29 | - | - | In | |
| VCCIO_88 | - | D44 | - | - | In | |
| +3.3V | - | D60 | - | - | Out | |
| +1.8V | - | | D60 | - | Out | |

Module power rails.

Bank Voltages

| Bank | Schematic Name | Voltage | Notes |
|-----------|----------------|-----------|-----------------|
| 64 HP | VCCIO_64 | max 1.8 V | |
| 65 HP | VCCIO_65 | max 1.8 V | |
| 66 HP | VCCIO_66 | max 1.8 V | |
| 67 HP | VCCIO_67 | max 1.8 V | |
| 68 HP | VCCIO_68 | max 1.8 V | |
| 69 HP | VCCIO_69 | 1.2 V | |
| 70 HP | VCCIO_70 | 1.2 V | |
| 71 HP | VCCIO_71 | 1.2 V | |
| 88 HD | VCCIO_88 | max 3.3V | ZU17 Bank 90 HD |
| 89 HD | VCCIO_88 | max 3.3 V | ZU17 Bank 91 HD |
| 90 HD | VCCIO_88 | max 3.3V | ZU17 Bank 93 HD |
| 91 HD | VCCIO_88 | max 3.3V | ZU17 Bank 94 HD |
| 128 GTY | MGTAVCC_L | 0.9 V | |
| 129 GTY | MGTAVCC_L | 0.9 V | |
| 224 GTH | MGTAVCC_RS | 0.9 V | |
| 225 GTH | MGTAVCC_RS | 0.9 V | |
| 228 GTH | MGTAVCC_RN | 0.9 V | |
| 229 GTH | MGTAVCC_RN | 0.9 V | |
| 500 PSMIO | VCCO_PSIO0_500 | 1.8 V | |
| 501 PSMIO | VCCO_PSIO0_501 | max 3.3 V | |
| 502 PSMIO | VCCO_PSIO0_502 | 1.8 V | |
| 504 PSDDR | VCCO_PSDDR_504 | 1.2 V | |
| 505 PSGTR | PS_MGTRAVCC | 0.85 V | |

Zynq SoC bank voltages.

Board to Board Connectors

The 7.5 x 10 cm modules use four Samtec AcceleRate HD High-Density on the bottom side.

- 4 x ADM6-60-01.5-L-4-2 (compatible to ADF6-60-01.5-L-4-2), (240 pins, "60" per row)

The carriers for 7.5 x 10 cm modules use four Samtec AcceleRate HD High-Density on the bottom side.

- 4 x ADF6-60-03.5-L-4-2 (compatible to ADF6-60-01.5-L-4-2), (240 pins, "60" per row)

Features

- Board-to-Board Connector 240-pins, 60 contacts per row
- 0.025" (0.635 mm) pitch
- Data Rate: max 56 Gbps
- Mates with: ADM6/APF6
- Insulator Material: LCP, Black
- Contact Material: Copper Alloy
- Plating: Au or Sn over 50 µ" (1.27 µm) N
- Operating Temperature Range: -55 °C to +125 °C
- PCIe 5.0 capable: Yes
- Lead-Free Solderable: Yes
- RoHS Compliant: Yes

Connector Mating height

When using the same type on baseboard, the mating height is 5mm. Other mating heights are possible by using connectors with a different height

| Order number | Connector on baseboard | compatible to | Mating height |
|--------------|------------------------|--------------------|---------------|
| 30095 | REF-30095 | ADM6-60-01.5-L-4-2 | 5 mm |
| 31137 | REF-31137 | ADF6-60-03.5-L-4-2 | 5 mm |

Connectors.

The module can be manufactured using other connectors upon request.

Connector Speed Ratings

The AcceleRate HD High-Density connector speed rating depends on the stacking height; please see the following table:

| Stacking height | Speed rating |
|-----------------|-----------------|
| 5 mm | 10/ 25/ 56 Gbps |

Speed rating.

Current Rating

Current rating of Samtec AcceleRate HD High-Density B2B connectors is 1.34 A per pin (4 pins powered)

Connector Mechanical Ratings

- Shock: 100G, 6 ms Sine
- Vibration: 7.5G random, 2 hours per axis, 3 axes total

Manufacturer Documentation

File

Modified

| | |
|---|---------------------------------|
| PDF File 20200225_hsc_adm6-xx-01p5-xxx-4-a_adf6-xx-03p5-xxx-4-a.pdf | 22 07, 2021 by Pedram Babakhani |
| PDF File adf6.pdf | 22 07, 2021 by Pedram Babakhani |
| PDF File adm6.pdf | 22 07, 2021 by Pedram Babakhani |
| PDF File adm6-xxx-xx.x-xxx-4-x-x-xr-mkt.pdf | 22 07, 2021 by Pedram Babakhani |
| PDF File adm6-xxx-xx.x-xxx-x-x-x-footprint.pdf | 22 07, 2021 by Pedram Babakhani |

[Download All](#)

Technical Specifications

Absolute Maximum Ratings

| Symbols | Description | Min | Max | Unit | Note |
|----------|------------------------|------|-----|------|---------|
| VCCR | Input Supply Voltage | 5.75 | 16 | V | B2B, J5 |
| V_IO_CFG | Config Voltage | -0.5 | 3.4 | V | B2B,J3 |
| VCCIO_64 | Bank 64 Supply Voltage | -0.5 | 2 | V | B2B,J1 |
| VCCIO_65 | Bank 65 Supply Voltage | -0.5 | 2 | V | B2B,J1 |
| VCCIO_66 | Bank 66 Supply Voltage | -0.5 | 2 | V | B2B,J1 |
| VCCIO_67 | Bank 67 Supply Voltage | -0.5 | 2 | V | B2B,J1 |
| VCCIO_68 | Bank 68 Supply Voltage | -0.5 | 2 | V | B2B,J2 |
| T_STG | Storage Temperature | -40 | 85 | °C | |

PS absolute maximum ratings

Recommended Operating Conditions

Operating temperature range depends also on customer design and cooling solution. Please contact us for options.

| Parameter | Min | Max | Units | Reference Document |
|-----------|------|------|-------|------------------------------|
| VCCR | 11.5 | 12.5 | V | See LTM4700 (U20) datasheet. |
| V_IO_CFG | 1.14 | 3.4 | V | |
| VCCIO_64 | 0.95 | 1.9 | V | |
| VCCIO_65 | 0.95 | 1.9 | V | |
| VCCIO_66 | 0.95 | 1.9 | V | |

| | | | | |
|----------|------|-----|----|--------------------------|
| VCCIO_67 | 0.95 | 1.9 | V | |
| VCCIO_68 | 0.95 | 1.9 | V | |
| T_OPT | 0 | 85 | °C | See components datasheet |

Recommended operating conditions.

Components are mainly classified in 3 temperature groups, according to range specifications:
commercial: 0°C - 75°C extended: 0°C - 85°C industrial: -40°C - 85°C


Classification of the module can be locked up here: [Article Number Information](#) i.e.: TE0803-03-5D"I"21-AS (The I indicates industrial)

The actual operation temperature range depends on the FPGA/SoC design/utilization and cooling, as well as other variables. Please note: These are only indications!

Physical Dimensions

- Module size: 75 mm × 100 mm. Please download the assembly diagram for exact numbers.
- Mating height with standard connectors: 5 mm.

PCB thickness: 2 mm.



Physical Dimension


Currently Offered Variants

| | |
|---------------------------------|-----------------------------|
| Trenz shop TE0865 overview page | |
| English page | German page |

Trenz Electronic Shop Overview

Revision History

Hardware Revision History



Board hardware revision number.

| Date | Revision | Changes | Documentation Link |
|------------|----------|---|-----------------------|
| 2021-04-15 | REV01 | Initial Release | REV01 |
| 2021-10-21 | REV02 | <ul style="list-style-type: none"> Improved PCB trace to simplify production with increased reliability All pull down resistors on DCDC enable inputs changed to 1K | REV02 |

Hardware Revision History

Hardware revision number can be found on the PCB board together with the module model number separated by the dash.

Document Change History

| Date | Revision | Contributor | Description |
|--|--|--|--|
| <div> <div>Error rendering macro 'page-info' Ambiguous method overload ing for method jdk. proxy24 1.\$Proxy3496#hasContentLevelPermission . Cannot resolve</div> </div> | <div> <div>Error rendering macro 'page-info' Ambiguous method overload ing for method jdk. proxy24 1.\$Proxy3496#hasContentLevelPermission . Cannot</div> </div> | <div> <div>Error rendering macro 'page-info' Ambiguous method overload ing for method jdk. proxy24 1.\$Proxy3496#hasContentLevelPermission . Cannot</div> </div> | <ul style="list-style-type: none"> Key features: default DDR4 capacity changed to 4GB Added a notes in PL DDR4 SDRAM and PL DDR4 SDRAM chapter Minor change in Overview chapter |

which
method
to
invoke
for [null,
class
java.
lang.
String,
class
com.
atlassian
.confluen
ce.
pages.
Page]
due to
overlapp
ing
prototyp
es
between
:
[interfac
e com.
atlassian
.confluen
ce.user.
Conflue
nceUser
, class
java.
lang.
String,
class
com.
atlassian

resolve
which
method
to
invoke
for [null,
class
java.
lang.
String,
class
com.
atlassian
.confluen
ce.
pages.
Page]
due to
overlapp
ing
prototyp
es
between
:
[interfac
e com.
atlassian
.confluen
ce.user.
Conflue
nceUser
, class
java.
lang.
String,
class
com.

resolve
which
method
to
invoke
for [null,
class
java.
lang.
String,
class
com.
atlassian
.confluen
ce.
pages.
Page]
due to
overlapp
ing
prototyp
es
between
:
[interfac
e com.
atlassian
.confluen
ce.user.
Conflue
nceUser
, class
java.
lang.
String,
class
com.

| | | | |
|---|--|--|---|
| . confluen ce.core. Content EntityOb ject] [interfac e com. atlassian .user. User, class java. lang. String, class com. atlassian . confluen ce.core. Content EntityOb ject] | atlassian . confluen ce.core. Content EntityOb ject] [interfac e com. atlassian .user. User, class java. lang. String, class com. atlassian . confluen ce.core. Content EntityOb ject] | atlassian . confluen ce.core. Content EntityOb ject] [interfac e com. atlassian .user. User, class java. lang. String, class com. atlassian . confluen ce.core. Content EntityOb ject] | |
| 2024-02-07 | V.71 | John Hartfiel | <ul style="list-style-type: none"> Correction Maximum DDR Speed on Key features according AMD Datasheet (still depends assembled ZynqMP) |
| 2023-10-24 | v.69 | John Hartfiel | <ul style="list-style-type: none"> Correction Overview Picture GTH B2B connection |

| | | | |
|------------|------|---|--|
| 2023-07-05 | v.68 | Vadim Yunitski | <ul style="list-style-type: none">• Updated table "CPLD Pin Connections": added signals EN_SOM and PG_SOM; SC_EXT_1 and SC_EXT_4 removed.• Updated table "Controller signals": PG_VCCINT and EN_VCCINT replaced by PG_SOM and EN_SOM. Description updated respectively• Block diagram updated: added PG_SOM and EN_SOM; SC_EXT_1 and SC_EXT_4 removed. |
| 2022-10-17 | v.67 | JH | <ul style="list-style-type: none">• Update link to the download area |
| 2022-05-30 | v.66 | ED | <ul style="list-style-type: none">• Update to the latest version |
| -- | all | <div><div>Error rendering macro 'page-info'</div><div>Ambiguous method overload ing for method jdk.proxy241.\$Proxy3496#hasContentLevelPe</div></div> | <ul style="list-style-type: none">• -- |

mission

.

Cannot

resolve

which

method

to

invoke

for [null,

class

java.

lang.

String,

class

com.

atlassian

.

confluen

ce.

pages.

Page]

due to

overlapp

ing

prototyp

es

between

:

[interfac

e com.

atlassian

.

confluen

ce.user.

Conflue

nenceUser

, class

java.

lang.

| | | | |
|--|--|--|--|
| | | <div>String, class com. atlassian . confluen ce.core. Content EntityOb ject] [interfac e com. atlassian .user. User, class java. lang. String, class com. atlassian . confluen ce.core. Content EntityOb ject]</div> | |
|--|--|--|--|

Document change history.

Disclaimer

Data Privacy

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

Document Warranty

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH](#). The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no [SVHC \(Substances of Very High Concern\) on the Candidate List](#) are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the [European Chemicals Agency \(ECHA\)](#).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.

proxy241.\$Proxy3496#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user.ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]