# **AM0010 TRM**

#### Download PDF version of this document. Table of contents

# Overview 1 Overview

The Trenz Electropic AM010 module is an industrial grade module based on AMD Xilinx.

Refer to http://ref.a.doin.components

- documentation 2 Signals, Interfaces and Pins
  - 2.1 Connectors
- 2.2 Test Points Keys Freatures serals

  - 3.1 DDR4 SDRAM
  - SoC° 3.2 eMMC
    - 3.2 Guide SU1F/3202 / ZU3 / ZU4 / ZU5 <sup>1</sup>)
       3.4 Gigabit Ethernet, transceiver
       3.5 HyperFlash
       3.6 Deerdgrade: -1 / -2 <sup>1</sup>)


    - 3.7 Opperature Range: Extended / Industrial 1)
    - 3.8 ackage SFVQZ84ion
  - RAM/StorageB 2 Transceiver
    - ° 3.40 CByte 100 R4 SDRAM with ECC 2)
  - 3.1 GB and System Control Signals
     4 Configuration and System Control Signals
     5 Power and Power-Off Sequence 
     5.2 A 64-MRyte Serial Flash 5)
     5.4 REBOM with MAG well (PSS equencing
  - Bus Board Connectors
     O Gigabit Ethernet Transceiver

    - 6.2/SBnhansequating height
    - 6.9CTHGecTCHSpMed Ratings
    - · 6. Crypto Authentigation
    - 6.950 Hate tor Mechanical Ratings
    - 6.6. Anglag Multiple Decumentation

  - 7 Interface Specifications 7.2 ALBER GONBRETRI (ARMA)s \*)


  - 7.4 ABSERIE UNERFITTUTION Reality s\*)
     7.2 Recommender 200 Berlang Conditions
     7.3 Physical Dimeral Resonance
     8 Currently Offered Addites
     9 Revision History 4 GTH (with ZU4 and higher)
     9.1 Hardward He Wash Action AG, ...
  - Power9.2 Document Change History
     10 Disclamer V ... 12 V power supply via B2B Connector needed. •
    - Dimension Data Privacy
      - 9052 BOOM AP WM Pranty
    - Notes 10.3 Limitation of Liability
      - 1) Please,4akeppaighof the possible assembly options. Furthermore, check whether the power
    - supply 19 50 wertui engughter your FPGA design.
    - <sup>2)</sup> Up td 92 5 Byte are possible with a maximum bandwidth of 2400 MBit/s.
       <sup>3)</sup> Up to 54 5 Byte are possible.
       <sup>3)</sup> Lable of contents.
  - 11<sub>4</sub>, able of contents
     Up to 64 MByte are possible.
    - <sup>5)</sup> Up to 2 x 256 MByte are possible.


### **Block Diagram**



AM0010 block diagram

**Main Components** 





AM0010 main components

- 1. FPGA, U1
- **2.** DDR4, U2, U3, U9, U12, U14 **3.** eMMC, U17
- 4. Quad SPI Flash, U6, U7
- Connector, J5, J6
   Ethernet Transceiver, U8
   HyperFlash, U16
- 8. EEPROM, U15
- 9. OPTIGA Trust M, U27
  10. CryptoAuthentication, U24
- **11.** USB Transceiver, U10
- **12.** Oscillator, U13, U14, U30, U31, U32
- 13. Analog Multiplexer, U38
  14. Power Supply, U5, U11, U18, U19, U20, U21, U22, U23, U28

### **Initial Delivery State**

Storage device name	Content	Not
DDR4 SDRAM	not programmed	
eMMC	not programmed	
Quad SPI Flash	not programmed	
HyperFlash	not programmed	
EEPROM	not programmed besides factory programmed MAC address	

Initial delivery state of programmable devices on the module

# Signals, Interfaces and Pins

### **Connectors**

Connector Type	Designator	Interface	IO CNT <sup>1)</sup>	Notes
B2B	J5	HP	104 SE / 48 DIFF	
B2B	J5	MGT PL	4 x MGT (RX/TX)	
B2B	J5	MGT PL	2 x MGT CLK	

B2B	J5	HD	24 SE / 12 DIFF
B2B	J6	HP	52 SE / 24 DIFF
B2B	J6	MGT PS	4 x MGT (RX/TX)
B2B	J6	MGT PS	2 x MGT CLK
B2B	J6	HD	24 SE / 12 DIFF
B2B	J6	MIO	2 x I2C
B2B	J6	MIO	2 x UART
B2B	J6	MIO	2 x PERST
B2B	J6	MIO	SDIO
B2B	J6	MIO	JTAG
B2B	J6	MIO	4 x GPIO
B2B	J6	ETH	
B2B	J6	USB	

<sup>1)</sup> IO CNT depends on assembly variant. E.g. the MGTs are not available for all FPGAs **Board Connectors** 

## **Test Points**

Test Point	Signal	Notes
TP1	PROG_B#	pulled-up to V_IO_CFG
TP2	VTT	
ТРЗ	VTT	
TP4	VREFA	
TP5	VREFA	
TP6	0.85V	
TP7	0.85V	
TP8	DDR_1V2	
ТР9	DDR_1V2	
TP10	MGTAVCC	
TP11	MGTAVCC	
TP12	DDR_2V5	
TP13	DDR_2V5	
TP14	PL_VCU_0V9	
TP15	PL_VCU_0V9	
TP16	1.8V	
TP17	1.8V	
TP18	3.3V_SEQ	

TP19	3.3V_SEQ	
TP20	3.3V	
TP21	3.3V	
Test Points Information		

# **On-board Peripherals**

Chip/Interface	Designator	Connecte	ed <b>No</b> tes
DDR4 SDRAM	U2, U3, U9, U12, U14	SoC - PS	
eMMC	U17	SoC - PS	
Quad SPI Flash	U6, U7	SoC - PS	Booting.
Gigabit Ethernet Transceiver	U8	SoC - PS	
HyperFlash	U16	SoC - PL	
EEPROM	U15	SoC - PS	
OPTIGA Trust M	U27	SoC - PS	
CryptoAuthent ication	U24	SoC - PS	
USB 2 Transceiver	U10	SoC - PS	
Oscillator	U13	SoC - PS	135 MHz
Oscillator	U14	SoC - PS	100 MHz
Oscillator	U30	ETH PHY	25 MHz
Oscillator	U31	USB PHY	24 MHz
Oscillator	U32	SoC	33 MHz
Analog Multiplexer	U38	SoC	Voltage measuring with Xilinx internal ADC.

#### On board peripherals

# Configuration and System Control Signals

Connector.Pin	Signal Name	Direction <sup>1)</sup>	Description
J6.A59	V_BAT	IN	Input voltage for VCC_PSBATT <sup>2) 3)</sup> .
J6.B58	RST_M2C#	OUT	Module reset for baseboard peripheral.
J6.C53	DONE	OUT	Signal PS_DONE <sup>2)</sup> .
J6.C54 / J6.C55 / J6.C56 / J6.C57	MODE03	IN	Boot mode selection <sup>2)</sup> : • JTAG • QUAD-SPI (32 Bit) • SD1 (2.0) • eMMC (1.8 V) • SD1 LS (3.0) Supported Modes depends also on used Carrier.
J6.C58	PS_SRST#	IN	SoC Soft Reset <sup>2)</sup> .
J6.C59	PS_POR#	IN	SoC Power-on-reset <sup>2)</sup> . PWR_GOOD deasserts module reset.
J6.D56 / J6.D57	DX_P / DX_N	IN	Temperature sensing diode pin. When not used, tie to GND.
J6.D58	PWR_EN	IN / OUT	Power Enable. Controlled module internally. Can be used to delay power on sequencing or disable power. Tie only to GND or leave floating.
J6.D59	PWR_GOOD	OUT	Power good status.
J6.D51 / J6.D52 / J6.D54 / J6.D55	TDI/TCK/TDO/TMS	Signal-dependent	JTAG configuration and debugging interface. JTAG reference voltage: V_IO_CFG
LED D1 / D2	ERR_STATUS / ERR_OUT		PS_STATUS_ERROR_O UT / PS_ERROR_OUT <sup>2)</sup> .

<sup>1)</sup> Direction:

- IN: Input from the point of view of this board.OUT: Output from the point of view of this board.

<sup>2)</sup> See UG1085 for additional information.

<sup>3)</sup> See Recommended Operating Conditions. Controller signal.

# Power and Power-On Sequence

### **Power Rails**

Power Rail Name/ Schematic Name	Connector.Pin	Direction <sup>1)</sup>	Notes
V_MOD1	J5.A7 / J5.A15 / J5.A47 / J5.A55 / J5.B5 / J5.B11 / J5.B17 / J5.B45 / J5.B51 / J5.B57 / J6.C5 / J6.C11 / J6.C17 / J6.D7 / J6.D15	IN	
1.8V	J5.C7 / J5.C15 / J6.B7 / J6.B15	OUT	
V_IO_W01	J5.D3 / J5.D17	IN	
V_IO_W3	J5.D40	IN	
V_IO_W45	J5.D43 / J5.D57	IN	
V_IO_X01	J6.A3 / J6.A17	IN	
V_BAT	J6.A59	IN	
V_IO_X3	J6.B35	IN	
3.3V	J6.B59	OUT	
V_IO_CFG	J6.C52	IN	

<sup>1)</sup> Direction:

IN: Input from the point of view of this board.
OUT: Output from the point of view of this board.

Module power rails.

# **Recommended Power up Sequencing**

Sequence	Net namilecon	nmended Voltage	Ra <b>ifiguel</b> -up/down	Description	Notes
0	-	-	-	Configuration signal setup.	See Configuratio n and System Control Signals.
1 <sup>1)</sup>	V_BAT	3.3 V	-	Battery connection.	Battery Power Domain usage. When not used, tie to GND.
2	V_MOD1	12 V	-	Main Power supply.	Main module power supply. 3 A recommended. Power consumption depends mainly on design and cooling solution.

3 1)	PWR_EN	-	PU <sup>2)</sup> , 3.3 V	Power release.	Controlled module internally. Can be used to delay power on sequencing or disable power. Tie only to GND or leave floating.
4	PWR_GOOD	-	PU <sup>2)</sup> , 3.3 V	Power good status.	Module power on sequencing finished. Periphery and variable bank voltages can be enabled on carrier.
5 1)	3.3V / 1.8V	-		Module generated output voltages.	Voltages are available after PWR_GOOD deassertion. These voltages can be used • to supply bank voltages, • to supply periphery and/or • as power good signal to enable external power regulators.
5	V_IO_W01 / V_IO_W45 / V_IO_X01 / V_IO_W3 / V_IO_X3 / V_IO_CFG	3)	-	Module bank voltages.	Enable bank voltages after PWR_GOOD deassertion. To achieve minimum current draw and ensure that the I/Os are 3- stated at power- on it is recommended to enable bank voltages before or at the same time as external logic,
6 <sup>1)</sup>	-	-	-	Reset handling.	RST_M2C# delivers external periphery reset. See Configuratio n and System Control Signals.

<sup>1)</sup> (optional)

<sup>2)</sup> (on module)

<sup>3)</sup> See DS925 for additional information.

**Baseboard Design Hints** 

# Board to Board Connectors

The Andromeda modules use Samtec AcceleRate HD High-Density on bottom side.

• ADM6-60-01.5-L-4-2 (compatible to ADF6-60-03.5-L-4-2), (240 pins, "60" per row)

The Andromeda carriers use Samtec AcceleRate HD High-Density on top side.

• ADF6-60-03.5-L-4-2 (compatible to ADF6-60-01.5-L-4-2), (240 pins, "60" per row)

#### Features

- Board-to-Board Connector 240-pins, 60 contacts per row
- 0.025" (0.635 mm) pitch
- Data Rate: max 56 Gbps
- Mates with: ADM6/APF6
- Insulator Material: LCP, Black
- Contact Material: Copper Alloy
- Plating: Au or Sn over 50  $\mu$ " (1.27  $\mu$ m) N
- Operating Temperature Range: -55 °C to +125 °C
- PCIe 5.0 capable: Yes
- Lead-Free Solderable: Yes
- RoHS Compliant: Yes

#### Connector Mating height

When using the same type on baseboard, the mating height is 5mm. Other mating heights are possible by using connectors with a different height

Order number	Connector on baseboard	compatible to	Mating height
30095	REF-30095	ADM6-60-01.5-L-4-2	5 mm
31137	REF-31137	ADF6-60-03.5-L-4-2	5 mm

#### Connectors.

The module can be manufactured using other connectors upon request.

#### **Connector Speed Ratings**

The AcceleRate HD High-Density connector speed rating depends on the stacking height; please see the following table:

Stacking height	Speed rating
5 mm	10/ 25/ 56 Gbps

#### Speed rating.

#### **Current Rating**

Current rating of Samtec AcceleRate HD High-Density B2B connectors is 1.34 A per pin (4 pins powered)

#### **Connector Mechanical Ratings**

• Shock: 100G, 6 ms Sine

• Vibration: 7.5G random, 2 hours per axis, 3 axes total

#### Manufacturer Documentation

File	Modified
PDF File 20200225_hsc_adm6-xx-01p5-xxx-4-a_adf6-xx-03p5-xxx-4-a. pdf	04 03, 2022 by ED
PDF File adf6.pdf	04 03, 2022 by ED
PDF File adm6.pdf	04 03, 2022 by ED
PDF File adm6-xxx-xx.x-xxx-4-x-x-rmkt.pdf	04 03, 2022 by ED
PDF File adm6-xxx-xx.x-xxx-x-x-footprint.pdf	04 03, 2022 by ED

**Download All** 

## **Technical Specifications**

## Absolute Maximum Ratings \*)

Power Rail Name/ Schematic Name	Description	Min	Max	Unit
V_MOD1	Main input power supply	-0.3	18	V
V_IO_W01	HP FPGA Bank 65 voltage	-0.500	2.000	V
V_IO_W3	HD FPGA Bank 24 voltage	-0.500	3.400	V
V_IO_W45	HP FPGA Bank 64 voltage	-0.500	2.000	V
V_IO_X01	HP FPGA Bank 66 voltage	-0.500	2.000	V
V_BAT <sup>1)</sup>	FPGA Battery Voltage		6	V
V_IO_X3	HD FPGA Bank 24 voltage	-0.500	3.400	V
V_IO_CFG	PS FPGA Bank 501 and 503 Voltage	-0.3	3.630	V

 $^{1)}$  It is possible to use a resistor instead of the LDO but then, consider the different min (-0.500 V) / max (2.000 V) values.

#### AM0010 absolute maximum ratings

\*) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

### **Recommended Operating Conditions**

This TRM is generic for all variants. Temperature range can be differ depending on the assembly version. Voltage range is mostly the same during variants (exceptions are possible, depending on custom request)

Operating temperature range depends also on customer design and cooling solution. Please contact us for options.

- · Variants of modules are described here: Article Number Information
- Modules with commercial temperature grade are equipped with components that cover at least the range of 0°C to 75°C
- Modules with extended temperature grade are equipped with components that cover at least the range of 0°C to 85°C
- Modules with industrial temperature grade are equipped with components that cover at least the range of -40°C to 85°C
- The actual operating temperature range will depend on the FPGA / SoC design / usage and cooling and other variables.

Parameter	Min	Max	Units	Reference Document
V_MOD1	4.5	16	V	See TPS54A24 and FS1406 datasheets.
V_IO_W01	0.950	1.900	V	See FPGA datasheet.
V_IO_W3	1.140	3.400	V	See FPGA datasheet.
V_IO_W45	0.950	1.900	V	See FPGA datasheet.
V_IO_X01	0.950	1.900	V	See FPGA datasheet.
V_BAT <sup>1)</sup>	2.0	5.5	V	See AP7354D datasheet.
V_IO_X3	1.140	3.400	V	See FPGA datasheet.
V_IO_CFG	1.710	3.465	V	See FPGA datasheet.


 $^{1)}$  Using a resistor instead of the LDO is possible which leads to different min (1.2 V) / max (1.89 V) values.

Recommended operating conditions.

### **Physical Dimensions**

- Module size: 56.4 mm × 40 mm. Please download the assembly diagram for exact numbers.
- Mating height with standard connectors: 5 mm.

PCB thickness: 2 mm.



Physical Dimension

# **Currently Offered Variants**

 Trenz shop AM0010 overview page

 English page
 German page

 Trenz Electronic Shop Overview

# **Revision History**

### Hardware Revision History



Board hardware revision number.

Date	Revision	Changes	Documentation Link
-	REV01	First Production Release	REV01
Hardware Revision History			

Hardware revision number can be found on the PCB board together with the module model number separated by the dash.

## **Document Change History**


Error	Error	Error
renderi	renderi	renderi
ng	ng	ng
macro	macro	macro
'page-	'page-	'page-
info'	info'	info'
Ambiguo	Ambiguo	Ambiguo
us	us	us
method	method	method
overload	overload	overload
ing for	ing for	ing for
method	method	method
jdk.	jdk.	jdk.
proxy24	proxy24	proxy24
1.\$Proxy	1.\$Proxy	1.\$Proxy
3496#ha	3496#ha	3496#ha
sConten	sConten	sConten
tLevelPe	tLevelPe	tLevelPe
rmission	rmission	rmission
Cannot	Cannot	Cannot
resolve	resolve	resolve
which	which	which
method	method	method
to	to	to
invoke	invoke	invoke
for [null,	for [null,	for [null,
class	class	class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
confluen	confluen	confluen

#### Recommended Power up Sequencing modified

pages.	pages.	pages.
Page]	Page]	Page]
due to	due to	due to
overlapp	overlapp	overlapp
ing	ing	ing
prototyp	prototyp	prototyp
es	es	es
between	between	between
:	:	:
[interfac	[interfac	[interfac
e com.	e com.	e com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.user.	ce.user.	ce.user.
Conflue	Conflue	Conflue
nceUser	nceUser	nceUser
, class	, class	, class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.core.	ce.core.	ce.core.
Content	Content	Content
EntityOb	EntityOb	EntityOb
ject]	ject]	ject]
[interfac	[interfac	[interfac
e com.	e com.	e com.
atlassian	atlassian	atlassian
.user.	.user.	.user.
User,	User,	User,
class	class	class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,

class	class	class	
com.	com.	com.	
atlassian	atlassian	atlassian	
confluen	confluen	confluen	
ce.core.	ce.core.	ce.core.	
Content	Content	Content	
EntityOb	EntityOb	EntityOb	
ject]	ject]	ject]	
		, ,	
	v.42	ED	Initial Document
			• Initial Document
	all		•
		Error	
		renderi	
		ng	
		macro	
		'page-	
		info'	
		Ambiguo	
		us	
		method	
		overload	
		ing for	
		method	
		jdk.	
		proxy24	
		1.\$Proxy	
		3496#ha	
		sConten	
		tLevelPe	
		rmission	
		Cannot	
		resolve	
		which	
		method	
1			

to invoke for [null, class java. lang. String, class com. atlassian confluen ce. pages. Page] due to overlapp ing prototyp es between [interfac e com. atlassian confluen ce.user. Conflue nceUser , class java. lang. String, class com. atlassian confluen



Document change history.

# Disclaimer

### **Data Privacy**

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

### **Document Warranty**

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

### **Limitation of Liability**

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

### **Copyright Notice**

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

### **Technology Licenses**

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

### **Environmental Protection**

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

### **REACH, RoHS and WEEE**

#### REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

#### RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

#### WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

#### Error rendering macro 'page-info'

Ambiguous method overloading for method jdk. proxy241.\$Proxy3496#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user. ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core. ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]