TE0817 Test Board

Tobler of contents

Refer to Dtp://www.org/te0817-info for the current online version of this manual and other available

- documentation. 1.1 Key Features
- 1.2 Revision History
 1.3 Release Notes and Know Issues

Key Features 1.4.1 Software 1.4.2 Hardware Vitis/Vivade 2015772

- QSPI
- QSPI 1.5.1 Design Sources
 Custom Carrier (naining of the second second
 - - 1.5.4 Download

• 2 Design Flow Revision History • 3.1 Programming

Date	 3.1.1 Get prebui V&dcO QSPI-Boot 3.1.3 SD-Boot m 	moreleoject Built	Authors	Description
• 4 System o 2 o 2	2022:24 JTAG 3.2 Usage Design - Vivado 1.1 Block Design 4.1.1 PS Interfact 4.2 Constraints	TE0817-test_board- vivado_2022.2- build_2_202306291 42058.zip TE0817- test_board_noprebui It-vivado_2022.2- US_0019/JE002021	Manuela Strücker	• 2022.2 release
• 6 Addition • 7 App. A: • 7 • 7	5.1 Ap20212200 5.1.1 zynqmp_fs 5.1.2 hello_te08 hal Software Change History and Leg 7.1 Document Change Hi 7.2 Legal Notices 7.3 Data Privacy	17build_15_20220912 093808.zip TE0817- al Notices	Manuela Strücker	 update board part file compatible to Vivado 2021.2.1
2022-06-27 o 7 o 7 o 7	7.4 Document Warranty 7.5 LingRation of Liability 7.6 Copyright Notice 7.7 Technology Licenses 7.8 Environmental Protec 7.9 REACH, RoHS and W f contents		Manuela Strücker	• initial release

Design Revision History

Release Notes and Know Issues

Issues	Description	Workaround	To be fixed version
Xilinx Software	Incompatibility of board files for ZynqMP with eMMC activated between 2021.2 and 2021.2.1 patch, see Xilinx Forum Request	use corresponding board files for the Vivado versions	

Known Issues

Requirements

Software

Software	Versio	n Note	
Vitis	2022.2	needed, Vivado is included into Vitis installation	
PetaLinux	2022.2	needed	
SI ClockBuilder Pro		optional	
Software			

Hardware

Basic description of TE Board Part Files is available on TE Board Part Files.

Complete List is available on "<project folder>\board_files*_board_files.csv"

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	ЕММС	Others	Notes
TE0817-01- 7DE21-A*	7ev_1e_4gb	REV01	4GB	128MB	NA	NA	NA

*used as reference

Hardware Modules

Design supports following carriers:

Carrier Model	Notes
TEBT0818	
TEBF0818*	

*used as reference

Hardware Carrier

Additional HW Requirements:

Additional Hardware	Notes

*used as reference

Additional Hardware

Content

For general structure and usage of the reference design, see Project Delivery - AMD devices

Design Sources

Туре	Location	Notes
Vivado	<project folder="">\block_design <project folder="">\constraints <project folder="">\ip_lib <project folder="">\board_files</project></project></project></project>	Vivado Project will be generated by TE Scripts
Vitis	<project folder="">\sw_lib</project>	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation

Design sources

Additional Sources

Туре	Location	Notes

Additional design sources

Prebuilt

File	File-Extension	Description
BIF-File	*.bif	File with description to generate Bin-File
BIN-File	*.bin	Flash Configuration File with Boot-Image (Zynq-FPGAs)
BIT-File	*.bit	FPGA (PL Part) Configuration File
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports		Report files in different formats
Hardware-Platform-Description- File	*.xsa	Exported Vivado hardware description file for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

Prebuilt files (only on ZIP with prebuilt content)

Download

Reference Design is only usable with the specified Vivado/Vitis/PetaLinux version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

TE0817 "Test Board" Reference Design

Design Flow

Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first launch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

- AMD Development Tools#XilinxSoftware-BasicUserGuides
- Vivado Projects TE Reference Design
- Project Delivery.

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/Vitis GUI. For currently Scripts limitations on Win and Linux OS see: Proje ct Delivery Currently limitations of functionality

Caution! Win OS has a 260 character limit for path lengths which can affect the Vivado tools. To avoid this issue, use Virtual Drive or the shortest possible names and directory locations for the reference design (for example "x:\<project folder>")

1. Run _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:

```
_create_win_setup.cmd/_create_linux_setup.sh
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: <absolute project path>
_____
-----TE Reference
Design-----
_____
-- (0) Module selection guide, project creation...prebuilt export...
-- (1) Create minimum setup of CMD-Files and exit Batch
-- (2) Create maximum setup of CMD-Files and exit Batch
-- (3) (internal only) Dev
-- (4) (internal only) Prod
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (g)
      Install Board Files from Xilinx Board Store (beta)
      Start design with unsupported Vivado Version (beta)
-- (a)
-- (x) Exit Batch (nothing is done!)
____
Select (ex.:'0' for module selection guide):
```

2. Press 0 and enter to start "Module Selection Guide"

∕₽

3. Create project and follow instructions of the product selection guide, settings file will be configured automatically during this process.

 optional for manual changes: Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd"



Note: Select correct one, see also Vivado Board Part Flow

4. Create hardware description file (.xsa file) and export to prebuilt folder

run on Vivado TCL (Script generates design and export files into "<project folder>\prebuilt\hardware\<short name>")

TE::hw_build_design -export_prebuilt

(1) Using Vivado GUI is the same, except file export to prebuilt folder.

5. Generate Programming Files with Vitis

run on Vivado TCL (Script generates applications and bootable files, which are defined in "test_board\sw_lib\apps_list.csv")

```
TE::sw_run_vitis -all
TE::sw_run_vitis (optional; Start Vitis from Vivado GUI or start
with TE Scripts on Vivado TCL)
```

TCL scripts generate also platform project, this must be done manually in case GUI is used. See Vitis

Launch

Programming

A Check Module and Carrier TRMs for proper HW configuration before you try any design.

Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch.

Xilinx documentation for programming and debugging: Vivado/Vitis/SDSoC-Xilinx Software Programming and Debugging

Get prebuilt boot binaries

- 1. Run _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell
- 2. Press 0 and enter to start "Module Selection Guide"
 - a. Select assembly version
 - b. Validate selection
 - c. Select create and open delivery binary folder



Note: Folder "<project folder>_binaries_<Article Name>" with subfolder "boot_<app name>" for different applications will be generated

QSPI-Boot mode

- 1. Connect JTAG and power on carrier with module
- 2. Set Boot Mode to **JTAG**
- Open Vivado Project with "vivado_open_existing_project_guimode.cmd" or if not created, create with "vivado_create_project_guimode.cmd"



- 4. Set Boot Mode to QSPI-Boot
 - Depends on Carrier, see carrier TRM.

SD-Boot mode

This does not work, because SD controller is not selected on PS.

JTAG

Load configuration and Application with Vitis Debugger into device

Usage

- 1. Prepare HW like described on section Programming
- 2. Connect UART USB (most cases same as JTAG)
- 3. Select QSPI as Boot Mode

Note: See TRM of the Carrier, which is used.

4. Power On PCB

- 1. Zynq Boot ROM loads FSBL from QSPI into OCM,
- 2. FSBL init PS, programs PL using the bitstream and loads Application into DDR,

System Design - Vivado

Block Design



Block Design

PS Interfaces

Activated interfaces:

Туре	Note
DDR	
QSPI	MIO
UART0	MIO
SWDT01	
TTC03	

PS Interfaces

Constraints

Basic module constraints

```
_i_bitgen.xdc
```

```
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current_design]
```

Design specific constraints

Not needed.

Software Design - Vitis

For Vitis project creation, follow instructions from:

Vitis

Application

Template location: "<project folder>\sw_lib\sw_apps\"

zynqmp_fsbl

TE modified 2022.2 FSBL

General:

- Modified Files: xfsbl_main.c, xfsbl_hooks.h/.c, xfsbl_board.h/.c (search for 'TE Mod' on source code)
- Add Files: te_xfsbl_hooks.h/.c (for hooks and board)
- General Changes:
 Oisplay FSBL Banner and Device Name

hello_te0817

Hello TE0817 is a Xilinx Hello World example as endless loop instead of one console output.

Additional Software

No additional software is needed.

App. A: Change History and Legal Notices

Document Change History

To get content of older revision go to "Change History" of this page and select older document revision number.

Date	Doc	ument Revision	Authors	Description
				• 2022.2 release
Error		Error	Error	
rende	eri	renderi	renderi	
ng		ng	ng	
macr	o	macro	macro	
'page	-	'page-	'page-	
info'		info'	info'	
Ambi		Ambiguo	Ambiguo	
Ambi	yuu	Ambiguo	Ambiguo	
us		us	us	

method	method	method
overload	overload	overload
ing for	ing for	ing for
method	method	method
jdk.	jdk.	jdk.
proxy24	proxy24	proxy24
1.\$Proxy	1.\$Proxy	1.\$Proxy
3496#ha	3496#ha	3496#ha
sConten	sConten	sConten
tLevelPe	tLevelPe	tLevelPe
rmission	rmission	rmission
Connat	Connet	Connat
Cannot	Cannot	Cannot
resolve	resolve	resolve
which	which	which
method	method	method
to	to	to
invoke	invoke	invoke
for [null,	for [null,	for [null,
class	class	class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.	ce.	ce.
pages.	pages.	pages.
Page]	Page]	Page]
due to	due to	due to
overlapp	overlapp	overlapp
ing	ing	ing
prototyp	prototyp	prototyp
es	es	es
between	between	between
:	:	:
[interfac	[interfac	[interfac

	111		
e co	m.	e com.	e com.
atlas	ssian	atlassian	atlassian
		.	
conf	luen	confluen	confluen
ce.u	ser.	ce.user.	ce.user.
Con	flue	Conflue	Conflue
ncel	Jser	nceUser	nceUser
, cla	ss	, class	, class
java	.	java.	java.
lang	.	lang.	lang.
Strin	ng,	String,	String,
class	s	class	class
com	.	com.	com.
atlas	ssian	atlassian	atlassian
		.	
conf	luen	confluen	confluen
ce.c	ore.	ce.core.	ce.core.
Cont	tent	Content	Content
Entit	tyOb	EntityOb	EntityOb
ject]		ject]	ject]
[inte	rfac	[interfac	[interfac
e co	m.	e com.	e com.
atlas	ssian	atlassian	atlassian
.use	r.	.user.	.user.
Usei	r,	User,	User,
class	s III	class	class
java	.	java.	java.
lang	.	lang.	lang.
Strin	ng,	String,	String,
class	s 📗	class	class
com	.	com.	com.
atlas	ssian	atlassian	atlassian
conf	luen	confluen	confluen
ce.c	ore.	ce.core.	ce.core.
Con	tent	Content	Content
Entit	tyOb	EntityOb	EntityOb
ject]		ject]	ject]

2022-09-12	v.5	Manuela Strücker	initial release initial release
2022-09-06	v.4	Manuela Strücker	
-	all		
		Error	
		renderi	
		ng	
		macro	
		'page-	
		info'	
		Ambiguo	
		us	
		method	
		overload	
		ing for	
		method	
		jdk.	
		proxy24	
		1.\$Proxy	
		3496#ha	
		sConten	
		tLevelPe	
		rmission	
		Cannot	
		resolve	
		which	
		method	
		to	
		invoke	
		for [null,	
		class	
		java.	
		lang.	
		String,	
		class	
		com.	

atlassian confluen ce. pages. Page] due to overlapp ing prototyp es between [interfac e com. atlassian confluen ce.user. Conflue nceUser , class java. lang. String, class com. atlassian confluen ce.core. Content EntityOb ject] [interfac e com. atlassian .user. User,



Document change history.

Legal Notices

Data Privacy

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

Document Warranty

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.

proxy241.\$Proxy3496#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user. ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core. ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]