TE0717 Test Board

Tebler of contents

Refer to Ottown/linearz.org/te0717-info for the current online version of this manual and other available documentation. 1.1 Key Features

1.2 Revision History

This example show cases sestimpte MicroBlazel Design that executes in an endless loop letting the red LED blink and pflints "blalloe lireniz Module TE0717" via UART for 10 minutes.

- 1.4.1 Software
- 1.4.2 Hardware

Key Featofesnt 1.5.1 Design Sources

- Vitis/Vivado 2021.5.3 Prebuilt
- MicroBlaze 1.5.4 Download

- MicroBlaze
 JART
 Library
 Lestin Flow
 Serin Flow
 German
 Hypernamperson
 SPI ELF Bootloader Get prebuilt boot binaries
 3.1.2 QSPI-Boot mode
 3.1.3 JTAG

Revision: History 3.1.1 JTAG 3.2.1 UART

■ 3.2.2 Vivado HW Mana

- 3.2.2 VIVAUU FIVV	iviariagei		
Date4 System DesignVivaidedo	Project Built	Authors	Description
 4.1 Block Design 			
2022-06-20 · 4.2 Cozosznaźnts	TE0717-	Waldemar	
4.2.1 Basic mode	destricted to prebui	Hanemann	 initial release
■ 4.2.2 Design spe	cilltvivadetr2021s2-		
 5 Software Design - Vitis 	build_14_20220628		
0 5.1 Application	114204.zip		
5.1.1 Hollo TE07	JE0717-test_board-		
= 5.1.11lell0 1E07	vivado_2021.2-		
5.1.2 Spi_bootioa	TE0717-test_board- vivado_2021.2- dbuild_14_20220628		
6 Additional Software	114204.zip		
• 7 Ann A: Change History and Legs	al Notices		

- 7.1 Document Change History
 7.1 Document Change History
- o 7.2 Legal Notices

Release Notes and Know Issues o 7.5 Limitation of Liability 7.6 Copyright Notice

Issues	7.6 Copyright Notice 7.7 Technologesdripmans 7.8 Environmental Protection	Workaround	To be fixed version
No known i	iss@es7.9 REACH,-RoHS and WEEE		

8 Table of contents

Known Issues

Requirements

Software

Software	Versio	n Note
Vitis	2021.2	needed, Vivado is included into Vitis installation

Software

Hardware

Basic description of TE Board Part Files is available on TE Board Part Files.

Complete List is available on "roject folder>\board_files*_board_files.csv"

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	ЕММС	Others	Notes
TE0717-01- P1C-5-A	01_100_1C_8 MB	REV01	Hyperram 8MB	8MB			

^{*}used as reference

Hardware Modules

Design supports following carriers:

Carrier Model	Notes
TEB0717	

^{*}used as reference

Hardware Carrier

Additional HW Requirements:

Additional Hardware	Notes
USB Cable for JTAG/UART	Check Carrier Board and Programmer for correct type
XMOD Programmer	Carrier Board dependent, only if carrier has no own FTDI

^{*}used as reference

Additional Hardware

Content

For general structure and usage of the reference design, see Project Delivery - AMD devices

Design Sources

Туре	Location	Notes
Vivado	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	Vivado Project will be generated by TE Scripts
Vitis	<pre><pre><pre><pre>project folder>\sw_lib</pre></pre></pre></pre>	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation

Design sources

Additional Sources

Туре	Location	Notes

Additional design sources

Prebuilt

File	File-Extension	Description
BIT-File	*.bit	FPGA (PL Part) Configuration File
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Hardware-Platform-Description- File	*.xsa	Exported Vivado hardware description file for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
MCS-File	*.mcs	Flash Configuration File with Boot-Image (MicroBlaze or FPGA part only)
MMI-File	*.mmi	File with BRAM-Location to generate MCS or BIT-File with *. elf content (MicroBlaze only)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

Prebuilt files (only on ZIP with prebuilt content)

Download

Reference Design is only usable with the specified Vivado/Vitis/PetaLinux version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

• TE0717 "Test Board" Reference Design

Design Flow



Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first launch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

- Xilinx Development Tools#XilinxSoftware-BasicUserGuides
- Vivado Projects TE Reference Design
- Project Delivery.

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.



TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/Vitis GUI. For currently Scripts limitations on Win and Linux OS see: Project Delivery Currently limitations of functionality



Caution! Win OS has a 260 character limit for path lengths which can affect the Vivado tools. To avoid this issue, use Virtual Drive or the shortest possible names and directory locations for the reference design (for example "x:\roject folder>")

1. Run _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:

```
_create_win_setup.cmd/_create_linux_setup.sh
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: <absolute project path>
______
-----TE Reference
Design-----
______
-- (0) Module selection guide, project creation...prebuilt export...
-- (1) Create minimum setup of CMD-Files and exit Batch
-- (2) Create maximum setup of CMD-Files and exit Batch
-- (3) (internal only) Dev
-- (4) (internal only) Prod
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (g) Install Board Files from Xilinx Board Store (beta)
-- (a) Start design with unsupported Vivado Version (beta)
-- (x) Exit Batch (nothing is done!)
Select (ex.:'0' for module selection guide):
```

- 2. Press 0 and enter to start "Module Selection Guide"
- Create project and follow instructions of the product selection guide, settings file will be configured automatically during this process.
 - optional for manual changes: Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd"



Note: Select correct one, see also Vivado Board Part Flow

4. Create hardware description file (.xsa file) and export to prebuilt folder

run on Vivado TCL (Script generates design and export files into "roject
folder>\prebuilt\hardware\<short name>")

TE::hw_build_design -export_prebuilt



Using Vivado GUI is the same, except file export to prebuilt folder.

- 5. Generate Programming Files with Vitis
 - a. Run on Vivado TCL:



Script generates applications and bootable files, which are defined in "sw_lib\apps_list.csv"

TE::sw_run_vitis -all

- b. Copy "\prebuilt\software\<short name>\hello_te0717.elf" into "\firmware\microblaze_0\"
- c. Regenerate Vivado Project or Update Bitfile only, with new "hello_te0717.elf"



TCL scripts generate also platform project, this must be done manually in case ${\sf GUI}$ is used. See ${\sf Vitis}$

Launch

Programming



Check Module and Carrier TRMs for proper HW configuration before you try any design.

Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch

Xilinx documentation for programming and debugging: Vivado/Vitis/SDSoC-Xilinx Software Programming and Debugging

Get prebuilt boot binaries

- 1. Run _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell
- Press 0 and enter to start "Module Selection Guide"
 - a. Select assembly version
 - b. Validate selection
 - c. Select create and open delivery binary folder



Note: Folder "roject folder>_binaries_<Article Name>" with subfolder "boot_<app name>" for different applications will be generated

QSPI-Boot mode

- 1. Connect JTAG and power on carrier with module
- Open Vivado Project with "vivado_open_existing_project_guimode.cmd" or if not created, create with "vivado_create_project_guimode.cmd"

run on Vivado TCL (Script programs .mcs-File on QSPI flash)

TE::pr_program_flash -swapp hello_te0717

3. Press the reset button to start the application and see the output in the console

JTAG

- 1. Connect JTAG and power on PCB
- 2. Open Vivado HW Manager
- 3. Program FPGA with Bitfile from "prebuilt\hardware\<short dir>\"

Usage

- 1. Prepare HW like described on section Programming
- 2. Connect UART USB (most cases same as JTAG)
- 3. Select QSPI as Boot Mode



Note: See TRM of the Carrier, which is used.

- 4. Power On PCB
 - 1. FPGA Loads Bitfile(spi bootloader included) from Flash
 - 2. The spi bootloader loads the hello_te0717.elf application from address 0x005e0000 to RAM
 - 3. Hello Trenz will be run on UART console for 10 minutes.

info: Do not reboot, if Bitfile programming over JTAG is used as programming method.

a. UART

Open Serial Console (e.g. putty)


- i. Speed: 9600
- ii. COM Port: Win OS, see device manager, Linux OS see dmesg |grep tty (UART is *USB1)

```
Hello Trenz Module TE0717 (Loop: 1)
Hello Trenz Module TE0717 (Loop: 2)
Hello Trenz Module TE0717 (Loop: 3)
Hello Trenz Module TE0717 (Loop: 4)
```

Vivado HW Manager

Open Vivado HW-Manager and add VIO signal to dashboard (*.ltx located on prebuilt folder)


- Control:
 - ° LED2 (green LED)
 - o reset MicroBlaze (active low)
- Monitoring:
 - Reset of Periphery and MicroBlaze



Vivado Hardware Manager

System Design - Vivado

Block Design



Constraints

Basic module constraints

```
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 66 [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR YES [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.M1PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.M2PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.M0PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.M0PIN PULLNONE [current_design]
```

```
_i_bitgen.xdc

set_property BITSTREAM.CONFIG.UNUSEDPIN PULLDOWN [current_design]

#
#
#
```

Design specific constraints

```
set_property PACKAGE_PIN G11 [get_ports clk_100m]
set_property IOSTANDARD LVCMOS33 [get_ports clk_100m]
set_property IOSTANDARD LVCMOS33 [get_ports {LED1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED2[0]}]
set_property PACKAGE_PIN D14 [get_ports {LED1[0]}]
set_property PACKAGE_PIN C14 [get_ports {LED2[0]}]
```

_i_hyperram.xdc

```
set_property PACKAGE_PIN F13 [get_ports HB_CLK0_0]
#set_property PACKAGE_PIN A14 [get_ports HB_CLK0n_0]
set_property PACKAGE_PIN A13 [get_ports {HB_dq_0[0]}]
set_property PACKAGE_PIN B13 [get_ports {HB_dq_0[1]}]
set_property PACKAGE_PIN D12 [get_ports {HB_dq_0[2]}]
set_property PACKAGE_PIN D13 [get_ports {HB_dq_0[3]}]
set_property PACKAGE_PIN A12 [get_ports {HB_dq_0[4]}]
set_property PACKAGE_PIN G14 [get_ports {HB_dq_0[5]}]
set_property PACKAGE_PIN F14 [get_ports {HB_dq_0[6]}]
set_property PACKAGE_PIN B14 [get_ports {HB_dq_0[7]}]
set_property PACKAGE_PIN E13 [get_ports HB_RWDS_0]
set_property PACKAGE_PIN E12 [get_ports HB_CS1n_0]
set_property PACKAGE_PIN F12 [get_ports HB_RSTn_0]
#set_property PACKAGE_PIN A18 [get_ports HB_CS0n_0 ]
#set_property PACKAGE_PIN J18 [get_ports HB_INTn_0 ]
#set_property PACKAGE_PIN C17 [get_ports HB_RSTOn_0]
# FPGA Pin Voltage assignment
set_property IOSTANDARD LVCMOS33 [get_ports HB_CLK0_0]
#set_property IOSTANDARD LVCMOS33 [get_ports HB_CLK0n_0]
set_property IOSTANDARD LVCMOS33 [get_ports {HB_dq_0[*]}]
set_property IOSTANDARD LVCMOS33 [get_ports HB_CS1n_0]
set_property IOSTANDARD LVCMOS33 [get_ports HB_RSTn_0]
set_property IOSTANDARD LVCMOS33 [get_ports HB_RWDS_0]
#set_property IOSTANDARD LVCMOS18 [get_ports HB_CS0n_0]
#set_property IOSTANDARD LVCMOS18 [get_ports HB_INTn_0]
#set_property IOSTANDARD LVCMOS18 [get_ports HB_RSTOn_0]
#set_property PULLUP true [get_ports HB_RSTOn_0]
#set_property PULLUP true [get_ports HB_INTn_0]
#Hyperbus Clock - change according to clk pin on PLL
#create_generated_clock -name clk_0 -source [get_pins msys_i/clk_wiz_0
/inst/mmcm_adv_inst/CLKIN1] -master_clock clk_100m [get_pins msys_i
```

```
/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0]
#create_generated_clock -name clk_90 -source [get_pins msys_i/clk_wiz_0
/inst/mmcm_adv_inst/CLKIN1] -master_clock clk_100m [get_pins msys_i
/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1]
#create_generated_clock -name clk_180 -source [get_pins msys_i/clk_wiz_0
/inst/mmcm_adv_inst/CLKIN1] -master_clock clk_100m [get_pins msys_i
/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2]
#100Mhz clock frequency - change accordingly
set hbus freg ns 10
set dqs_in_min_dly -0.5
set dqs_in_max_dly 0.5
set HB_dq_ports [get_ports HB_dq_0[*]]
#Create RDS clock and RDS virtual clock
create_clock -period $hbus_freq_ns -name rwds_clk
                                                    [get_ports
HB_RWDS_0]
create_clock -period $hbus_freq_ns -name virt_rwds_clk
#Input Delay Constraint - HB_RWDS-HB_DQ
set_input_delay -clock [get_clocks virt_rwds_clk]
                                                             -max
${dqs_in_max_dly} ${HB_dq_ports}
set_input_delay -clock [get_clocks virt_rwds_clk] -clock_fall -max
\{dqs_in_max_dly\} \ \{HB_dq_ports\} \ -add_delay
set_input_delay -clock [get_clocks virt_rwds_clk]
\{dqs_in_min_dly\} 
set_input_delay -clock [get_clocks virt_rwds_clk] -clock_fall -min
${dqs_in_min_dly} ${HB_dq_ports} -add_delay
set_multicycle_path -setup -end -rise_from [get_clocks virt_rwds_clk] -
rise_to [get_clocks rwds_clk] 0
set_multicycle_path -setup -end -fall_from [get_clocks virt_rwds_clk] -
fall_to [get_clocks rwds_clk] 0
set_false_path -fall_from [get_clocks virt_rwds_clk] -rise_to [get_clocks
rwds_clk] -setup
set_false_path -rise_from [get_clocks virt_rwds_clk] -fall_to [get_clocks
rwds_clk] -setup
set_false_path -fall_from [get_clocks virt_rwds_clk] -fall_to [get_clocks
rwds_clk] -hold
set_false_path -rise_from [get_clocks virt_rwds_clk] -rise_to [get_clocks
rwds clk] -hold
#set_false_path -from [get_clocks clk_0] -to [get_clocks rwds_clk]
#set_false_path -from [get_clocks rwds_clk] -to [get_clocks clk_0]
set_false_path -from [get_clocks rwds_clk] -to [get_clocks -of_objects
[get_pins msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0]]
set_false_path -from [get_clocks -of_objects [get_pins msys_i/clk_wiz_0
/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks rwds_clk]
#
```

```
#Output Delay Constraint - HB_CLKO-HB_DQ
#

create_generated_clock -name HB_CLKO_0 -source [get_pins */*/*/U_IO/U_CLKO
/dq_idx_[0].ODDR_inst/C] -multiply_by 1 -invert [get_ports HB_CLKO_0]

set_output_delay -clock [get_clocks HB_CLKO_0] -min -1.000 ${HB_dq_ports}
set_output_delay -clock [get_clocks HB_CLKO_0] -max 1.000 ${HB_dq_ports}
set_output_delay -clock [get_clocks HB_CLKO_0] -min -1.000 ${HB_dq_ports} -
clock_fall -add_delay
set_output_delay -clock [get_clocks HB_CLKO_0] -max 1.000 ${HB_dq_ports} -
clock_fall -add_delay

set_false_path -from [get_pins */*/*/U_HBC/*/dq_io_tri_reg/C] -to
${HB_dq_ports}

#set_false_path -from * -to [get_pins */*/inst/*/i_iavs0_270_rstn_1_reg
/CLR]
#set_false_path -from * -to [get_pins */*/inst/*/i_iavs0_270_rstn_2_reg
/CLR]
#set_false_path -from * -to [get_pins */*/inst/*/i_iavs0_270_rstn_3_reg
/CLR]
```

Software Design - Vitis

For Vitis project creation, follow instructions from:

Vitis

Application

Template location: "roject folder>\sw_lib\sw_apps\"

Hello TE0717

Trenz Hello World example as endless loop

Template location: \sw_lib\sw_apps\hello_te0717

The printed Text and the blinking of the red LED1 can be modified

spi_bootloader

TE modified SPI Bootloader from Henrik Brix Andersen.

Bootloader to load app or second bootloader from flash into DDR.

Here it loads the hello_te0717.elf from QSPI-Flash to RAM.

Descriptions:

- Modified Files: bootloader.c
- Changes:

- Change the SPI defines in the headerAdd some reiteration in the frist spi read call

Additional Software

No additional software is needed.

App. A: Change History and Legal Notices

Document Change History

To get content of older revision go to "Change History" of this page and select older document revision number.

Error Error	initial release
Error Error Error	
Error Error Error	
renderi renderi renderi	
ng ng ng	
macro macro macro	
'page- 'page- 'page-	
info' info' info'	
Ambiguo Ambiguo Ambiguo	
us us us	
method method method	
overload overload overload	
ing for ing for ing for	
method method method	
jdk. jdk. jdk.	
proxy27 proxy27 proxy27	
9.\$Proxy 9.\$Proxy 9.\$Proxy	
4022#ha 4022#ha 4022#ha	
sConten sConten sConten	
tLevelPe tLevelPe tLevelPe	
rmission rmission rmission	
Cannot Cannot Cannot	
resolve resolve resolve	

which	which	which
method	method	method
to	to	to
invoke	invoke	invoke
for [null,	for [null,	for [null,
-	class	class
class		
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
		·
confluen	confluen	confluen
ce.	ce.	ce.
pages.	pages.	pages.
Page]	Page]	Page]
due to	due to	due to
overlapp	overlapp	overlapp
ing	ing	ing
prototyp	prototyp	prototyp
es	es	es
between	between	between
:	:	:
[interfac	[interfac	[interfac
e com.	e com.	e com.
atlassian	atlassian	atlassian
	.	
confluen	confluen	confluen
ce.user.	ce.user.	ce.user.
Conflue	Conflue	Conflue
nceUser	nceUser	nceUser
, class	, class	, class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian

confluen		confluen		confluen	
ce.core.		ce.core.		ce.core.	
Content		Content		Content	
EntityOb		EntityOb		EntityOb	
ject]		ject]		ject]	
[interfac		[interfac		[interfac	
e com.		e com.		e com.	
atlassian		atlassian		atlassian	
.user.		.user.		.user.	
User,		User,		User,	
class		class		class	
java.		java.		java.	
lang.		lang.		lang.	
String,		String,		String,	
class		class		class	
com.		com.		com.	
atlassian		atlassian		atlassian	
confluen		confluen		confluen	
ce.core.		ce.core.		ce.core.	
Content		Content		Content	
EntityOb		EntityOb		EntityOb	
ject]		ject]		ject]	
	all				
	all)
				Error	
				renderi	
				ng	
				macro	
				'page-	
				info'	
				Ambiguo	
				us	
				method	
				overload	
				ing for	
			П		

method

jdk.

proxy27

9.\$Proxy

4022#ha

sConten

tLevelPe

rmission

.

Cannot

resolve

which

method

to

invoke

for [null,

class

java.

lang.

String,

class

com.

atlassian

.

confluen

ce.

pages.

Page]

due to

overlapp

ing

prototyp

es


between

:

[interfac

e com.

atlassian



Document change history.

Data Privacy

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

Document Warranty

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEFF

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.

proxy279.\$Proxy4022#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user.

ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.

ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]