

TE0711 Test Board

Table of contents

• 1 Overview

• 2 Key Features

• 3 Revision History

• 4 System Design - Vivado

• 5 Software Design - Vitis

• 6 Additional Software

• 7 App. A: Change History and Legal Notices

• 8 Table of contents

• 1.1 Introduction

• 1.2 Revision History

• 1.3 Release Notes for the current version

• 1.4 Requirements

- 1.4.1 Software
- 1.4.2 Hardware

• 1.5 Content

- 1.5.1 Design Sources
- 1.5.2 Additional Sources
- 1.5.3 Prebuilt
- 1.5.4 Download

• 2.1 UART

• 2.2 Design Flow

• 2.3 QSPI Flash

• 2.4 Launch

• 2.5 LED

• 3.1 Programming

- 3.1.1 Get prebuilt boot binaries
- 3.1.2 QSPI-Boot mode
- 3.1.3 JTAG

• 3.2 Usage

- 3.2.1 UART
- 3.2.2 Vivado HW Manager

• 4.1 Block Design

• 4.2 Constraints

Date	Vivado	Project Built	Authors	Description
2024-01-24	2023.2	TE0711-test_board_noprebuild-vivado_2023.2-build_4_20240124092126.zip	Waldemar Hanemann	<ul style="list-style-type: none">• 2023.2 update
2022-08-22	2021.2	TE0711-test_board_noprebuild-vivado_2021.2-build_15_20220822132519.zip	Waldemar Hanemann	<ul style="list-style-type: none">• 2021.2 update• document style update
2020-09-01	2019.2	TE0711-test_board_noprebuild-vivado_2019.2-build_14_20200901073500.zip	John Hartfiel	<ul style="list-style-type: none">• 2019.2 update

2017-12-07	2017.2	TE0711-test_board_noprebuilt-vivado_2017.2-build_05_20171207122944.zip TE0711-test_board-vivado_2017.2-build_05_20171207122644.zip	John Hartfiel	<ul style="list-style-type: none"> initial release
------------	--------	---	---------------	---

Design Revision History

Release Notes and Known Issues

Issues	Description	Workaround	To be fixed version
No known issues	---	---	---

Known Issues

Requirements

Software

Software	Version	Note
Vitis	2023.2	needed, Vivado is included into Vitis installation

Software

Hardware

Basic description of TE Board Part Files is available on [TE Board Part Files](#).

Complete List is available on "<project folder>\board_files*_board_files.csv"

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EMMC	Others	Notes
TE0711-01-35-2C	35_2c	REV01	NA	32MB	NA	NA	NA
TE0711-01-100-2C	100_2c	REV01	NA	32MB	NA	NA	NA
TE0711-01-35-2I	35_2i	REV01	NA	32MB	NA	NA	NA
TE0711-01-100-2I	100_2i	REV01	NA	32MB	NA	NA	NA
TE0711-01-S001	100_2i	REV01	NA	32MB	NA	NA	NA
TE0711-02-42C-1-A*	35_2c	REV02	NA	32MB	NA	NA	NA
TE0711-02-42I-1-A	35_2i	REV02	NA	32MB	NA	NA	NA
TE0711-02-72C-1-A	100_2c	REV02	NA	32MB	NA	NA	NA

TE0711-02-72I-1-A	100_2i	REV02	NA	32MB	NA	NA	NA
TE0711-02-S001	35_2i	REV02	NA	32MB	NA	NA	NA

* used as reference

Hardware Modules

Design supports following carriers:

Carrier Model	Notes
TE0701	
TE0703*	
TE0705	
TE0706	
TEBA0841	

* used as reference

Hardware Carrier

Additional HW Requirements:

Additional Hardware	Notes
USB Cable for JTAG/UART	Check Carrier Board and Programmer for correct type
XMOD Programmer	Carrier Board dependent, only if carrier has no own FTDI

Additional Hardware

Content

For general structure and usage of the reference design, see [Project Delivery - AMD devices](#)

Design Sources

Type	Location	Notes
Vivado	<project folder>\block_design <project folder>\constraints <project folder>\ip_lib <project folder>\board_files	Vivado Project will be generated by TE Scripts
Vitis	<project folder>\sw_lib	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation

Design sources

Additional Sources

Type	Location	Notes
---	---	---

Additional design sources

Prebuilt

File	File-Extension	Description
BIF-File	*.bif	File with description to generate Bin-File
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Hardware-Platform-Description-File	*.xsa	Exported Vivado hardware description file for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
MCS-File	*.mcs	Flash Configuration File with Boot-Image (MicroBlaze or FPGA part only)
MMI-File	*.mmi	File with BRAM-Location to generate MCS or BIT-File with *.elf content (MicroBlaze only)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

Prebuilt files (only on ZIP with prebuilt content)

Download

Reference Design is only usable with the specified Vivado/Vitis version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

- [TE0711 "Test Board" Reference Design](#)

Design Flow



Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first launch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

- [AMD Development Tools#XilinxSoftware-BasicUserGuides](#)
- [Vivado Projects - TE Reference Design](#)
- [Project Delivery.](#)

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also be executed by Xilinx Vivado/Vitis GUI. For currently Scripts limitations on Win and Linux OS see: [Project Delivery Currently limitations of functionality](#)



Caution! Win OS has a 260 character limit for path lengths which can affect the Vivado tools. To avoid this issue, use Virtual Drive or the shortest possible names and directory locations for the reference design (for example "x:\<project folder>")

1. Run `_create_win_setup.cmd/_create_linux_setup.sh` and follow instructions on shell:

`_create_win_setup.cmd/_create_linux_setup.sh`

```
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: <absolute project path>
-----

-----TE Reference
Design-----
-----

-- (0)  Module selection guide, project creation...prebuilt export...
-- (1)  Create minimum setup of CMD-Files and exit Batch
-- (2)  Create maximum setup of CMD-Files and exit Batch
-- (3)  (internal only) Dev
-- (4)  (internal only) Prod
-- (c)  Go to CMD-File Generation (Manual setup)
-- (d)  Go to Documentation (Web Documentation)
-- (g)  Install Board Files from Xilinx Board Store (beta)
-- (a)  Start design with unsupported Vivado Version (beta)
-- (x)  Exit Batch (nothing is done!)
-----
Select (ex.: '0' for module selection guide):
```

2. Press 0 and enter to start "Module Selection Guide"
3. Create project and follow instructions of the product selection guide, settings file will be configured automatically during this process.
 - optional for manual changes: Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_gui_mode.cmd"



Note: Select correct one, see also [Vivado Board Part Flow](#)

4. Create hardware description file (.xsa file) and export to prebuilt folder

run on Vivado TCL (Script generates design and export files into "<project folder>\prebuilt\hardware\<short name>")

```
TE::hw_build_design -export_prebuilt
```



Using Vivado GUI is the same, except file export to prebuilt folder.

5. Generate Programming Files(mcs file for QSPI Flash) with Vitis
 - a. Run on Vivado TCL:

Script generates applications and bootable files, which are defined in
"sw_libapps_list.csv"

```
TE::sw_run_vitis -all
```

- b. latest "hello_te0717.elf" application should reside in "firmware\microblaze_0\" now
- c. Regenerate Vivado Project or Update Bitfile only, with new "hello_te0717.elf" associated to the MicroBlaze Processor



TCL scripts generate also platform project, this must be done manually in case GUI is used. See [Vitis](#)

Launch

Programming



Check Module and Carrier TRMs for proper HW configuration before you try any design.

Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch.

Xilinx documentation for programming and debugging: [Vivado/Vitis/SDSoC-Xilinx Software Programming and Debugging](#)

Get prebuilt boot binaries

1. Run `_create_win_setup.cmd/_create_linux_setup.sh` and follow instructions on shell
2. Press 0 and enter to start "Module Selection Guide"
 - a. Select assembly version
 - b. Validate selection
 - c. Select create and open delivery binary folder



Note: Folder "<project folder>_binaries_<Article Name>" with subfolder "boot_<app name>" for different applications will be generated

QSPI-Boot mode

1. Connect JTAG and power on carrier with module
2. Open Vivado Project with "vivado_open_existing_project_gui mode.cmd" or if not created, create with "vivado_create_project_gui mode.cmd"

run on Vivado TCL (Script programs BOOT.bin on QSPI flash)

```
TE::pr_program_flash -swapp hello_te0711
```


3. Power your Board OFF and ON or press the RESET button to start the application and see the output in the console

JTAG

Not used on this example.

Usage

1. Prepare HW like described on section [Programming](#)
2. Connect UART USB (most cases same as JTAG)
3. Select QSPI as Boot Mode (default on TE0711)

 Note: See TRM of the Carrier, which is used.

4. Power On PCB


1. FPGA Loads Bitfile from Flash
2. hello_te0711.elf application starts on MicroBlaze
3. Hello Trenz will be printed on UART console. Also the current CPLD Revision should be printed.

info: Do not reboot, if Bitfile programming over JTAG is used as programming method.

a. UART

Open Serial Console (e.g. putty)


- i. Speed: 9600
- ii. COM Port: Win OS, see device manager, Linux OS see `dmesg |grep tty` (UART is *USB1)



Vivado HW Manager


Open Vivado HW-Manager and add VIO signal to dashboard (*.ltx located on prebuilt folder)

- Control:
- Monitoring:
 - Active High External Reset
 - Active High Processor System Reset



System Design - Vivado

Block Design



Constraints

Basic module constraints

_i_bitgen_common.xdc

```
#
# Default common settings that do not depend assembly variant
#
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 66 [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR YES [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.M1PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.M2PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.M0PIN PULLNONE [current_design]

set_property BITSTREAM.CONFIG.USR_ACCESS TIMESTAMP [current_design]
```


_i_bitgen.xdc

```
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLDOWN [current_design]
```

Design specific constraints

_i_io.xdc

```
set_property PACKAGE_PIN A8 [get_ports {LEDS[0]}]
set_property PACKAGE_PIN L15 [get_ports {LEDS[1]}]
set_property PACKAGE_PIN R17 [get_ports {LEDS[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LEDS[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[2]}]
set_property PULLDOWN true [get_ports reset]

## IIC Interface
set_property PACKAGE_PIN B8 [get_ports IIC_0_sda_io]
set_property PACKAGE_PIN D10 [get_ports IIC_0_scl_io]
set_property IOSTANDARD LVCMOS18 [get_ports IIC_0_scl_io]
set_property IOSTANDARD LVCMOS18 [get_ports IIC_0_sda_io]
```

Software Design - Vitis

For Vitis project creation, follow instructions from:

[Vitis](#)

Application

Template location: "<project folder>\sw_lib\sw_apps\"

Hello TE0711

Trenz Hello World example as endless loop. With version 2023.2 the first print is the current CPLD firmware revision (starting from revision 02, older revisions dont support i2c communication between cpld and fpga).

Also LED D1 to D4 are flashed in consecutive order. D1 to D3 are controlled over the GPIO IP Core and D4 over the I2C Interface to the CPLD. (see [TE0711 CPLD](#))

Template location: \sw_lib\sw_apps\hello_te0711

The printed Text and the blinking of the red LED can be modified.

Additional Software

No additional software is needed.

App. A: Change History and Legal Notices

Document Change History

To get content of older revision go to "Change History" of this page and select older document revision number.

Date	Document Revision	Authors	Description
<div>Error rendering macro 'page-info' Ambiguous method overload ing for method jdk.proxy27 9.\$Proxy4022#hasContentLevelPermission . Cannot resolve which method to invoke for [null, class java.</div>	v.11	<div>Error rendering macro 'page-info' Ambiguous method overload ing for method jdk.proxy27 9.\$Proxy4022#hasContentLevelPermission . Cannot resolve which method to invoke for [null, class</div>	<ul style="list-style-type: none">2023.2 release

lang.
String,
class
com.
atlassian
.
confluen
ce.
pages.
Page]
due to
overlapp
ing
prototyp
es
between
:
[interfac
e com.
atlassian
.
confluen
ce.user.
Conflue
nceUser
, class
java.
lang.
String,
class
com.
atlassian
.
confluen
ce.core.
Content
EntityOb
ject]
[interfac

java.
lang.
String,
class
com.
atlassian
.
confluen
ce.
pages.
Page]
due to
overlapp
ing
prototyp
es
between
:
[interfac
e com.
atlassian
.
confluen
ce.user.
Conflue
nceUser
, class
java.
lang.
String,
class
com.
atlassian
.
confluen
ce.core.
Content
EntityOb
ject]

<div> e com. atlassian .user. User, class java. lang. String, class com. atlassian . confluen ce.core. Content EntityOb ject] </div>		<div> [interfac e com. atlassian .user. User, class java. lang. String, class com. atlassian . confluen ce.core. Content EntityOb ject] </div>	
2022-08-22	v.10	Waldemar Hanemann	<ul style="list-style-type: none"> 2021.2 release document style update
2020-09-02	v.9	John Hartfiel	<ul style="list-style-type: none"> 2019.2 release Docu update
2018-11-30	v.8	John Hartfiel	<ul style="list-style-type: none"> correction download link
2017-12-07	v.7	John Hartfiel	<ul style="list-style-type: none"> 2017.2 release
--	all	<div> Error renderi ng macro 'page- info' Ambiguo </div>	--

us
method
overload
ing for
method
jdk.
proxy27
9.\$Proxy
4022#ha
sConten
tLevelPe
rmission
.
Cannot
resolve
which
method
to
invoke
for [null,
class
java.
lang.
String,
class
com.
atlassian
.
confluen
ce.
pages.
Page]
due to
overlapp
ing
prototyp
es
between
:

[interface
com.
atlassian
.
confluence.user.
ConfluenceUser
, class
java.
lang.
String,
class
com.
atlassian
.
confluence.core.
ContentEntityObject]
[interface
com.
atlassian
.user.
User,
class
java.
lang.
String,
class
com.
atlassian
.
confluence.core.
ContentEntityObject]

--	--	--	--

Document change history.

Legal Notices

Data Privacy

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

Document Warranty

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH](#). The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no [SVHC \(Substances of Very High Concern\) on the Candidate List](#) are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the [European Chemicals Agency \(ECHA\)](#).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.

proxy279.\$Proxy4022#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user.

ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.

ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]