# **TE0818 Test Board**

# Toblerofecontents

Design1Examplewith minimum PS Setup (DDR, QSPI, UART0) only for custom boards or easier debug via Vitis. <sup>o</sup> 1.1 Key Features 1.2 Revision History Refer to http://tracologicality.com/tententionline version of this manual and other available documentation. 1.4 Requirements 1.4.1 Software 1.4.2 Hardware Key Features 1.5.1 Design Sources 1.5.2 Additional Sources Vitis/Vivado 2023.2.3 Prebuilt QSPI 15.4 Download Sustan Carrier (minimum PS Design with available module components only) Modified FSBL (some additional outputs only) • 3.1 Programming 3.1.1 Get prebuilt boot binaries 3.1.1 Get prebuilt boot binaries 3.1.3 SP-Boot mode 3.1.3 SD-Boot mode 3.1.4 JTAG • 3.2 Usayado Date Project Built Authors Description 4 System Design - Vivado 2024-03-8 ° 4.1 Blood2302sign TE0818-test\_board-Manuela Strücker 4.1.1 PS Interfaces/ivado\_2023.2- new assembly build\_4\_202403081 variants • 4.2 Constraints 4.2.1 Basic module 289 stillints 4.2.1 Basic module constraints TE0818-4.2.2 Design specific constrain test\_board\_noprebui • 5 Software Design - Vitis lt-vivado\_2023.2-• 5.1 Application build\_4\_202403081 5.1.1 zynqmp\_fsbl<sub>00809.zip</sub> 5.1.2 hello\_te0818 2028-18-Additional Softward TE0818-test board-Manuela Strücker 7 App. A: Change History and Legal Words 2023.2 7.1 Document Change History id\_3\_202312151
 7.2 Legal Notices 20503.zip 2023.2 release new assembly variants • 7.2 Legal Notices TE0818- 7.3 Data Privacy test board noprebui 7.4 Document Warranty lt-vivado\_2023.2-• 7.5 Limitation of Liability build 3 202312151 • 7.6 Copyright Notice 20503.zip 7.7 Technology Licenses 2023-08-15 o 7.8 En2020 Protection E0818-test\_board-Manuela Strücker • 7.9 REACH, RoHS and WEY 24do\_2022.2- new assembly build\_6\_202308151 variants • 8 Table of contents 20606.zip TE0818test\_board\_noprebui lt-vivado\_2022.2build\_6\_202308151 20606.zip 2023-06-14 2022.2 TE0818-test\_board-Manuela Strücker vivado\_2022.2- 2022.2 release build\_1\_202306141 new assembly 14433.zip variants TE0818test\_board\_noprebui lt-vivado\_2022.2build\_1\_202306141 14433.zip

2023-02-14	2021.2.1	TE0818-test_board- vivado_2021.2- build_20_20230214 132934.zip TE0818- test_board_noprebui It-vivado_2021.2- build_20_20230214 132934.zip	Manuela Strücker	<ul> <li>new assembly variants</li> </ul>
2022-09-12	2021.2.1	TE0818-test_board- vivado_2021.2- build_15_20220912 092602.zip TE0818- test_board_noprebui It-vivado_2021.2- build_15_20220912 092602.zip	Manuela Strücker	<ul> <li>update board part file compatible to Vivado 2021.2.1</li> </ul>
2022-05-12	2021.2	TE0818-test_board- vivado_2021.2- build_14_20220512 120419.zip TE0818- test_board_noprebui It-vivado_2021.2- build_14_20220512 120419.zip	Manuela Strücker	<ul> <li>new assembly variants</li> </ul>
2022-03-10	2021.2	TE0818-test_board- vivado_2021.2- build_11_20220309 105635.zip TE0818- test_board_noprebui It-vivado_2021.2- build_11_20220309 105635.zip	Manuela Strücker	<ul> <li>update fsbl (switch channel of I2C switch@77)</li> </ul>
2022-02-03	2021.2	TE0818-test_board- vivado_2021.2- build_11_20220203 082339.zip TE0818- test_board_noprebui lt-vivado_2021.2- build_11_20220203 082339.zip	John Hartfiel	• initial release

Design Revision History

# **Release Notes and Know Issues**

Issues	Description	Workaround	To be fixed version
Xilinx Software	Incompatibility of board files for ZynqMP with eMMC activated between 2021.2 and 2021.2.1 patch, see Xilinx Forum Request	use corresponding board files for the Vivado versions	

Known Issues

# Requirements

Software

Software	Versio	n Note	
Vitis	2023.2	needed, Vivado is included into Vitis installation	
Software			

#### Hardware

Basic description of TE Board Part Files is available on TE Board Part Files.

Complete List is available on "<project folder>\board\_files\\*\_board\_files.csv"

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	ЕММС	Others	Notes
TE0818-01- 9BE21-A	9eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01- 9BE21-AZ	9eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01- 9BI41-X	9eg_1i_8gb	REV01	8GB	128MB	NA	NA	NA
TE0818-01- 9GI21-A <sup>*</sup>	9eg_2i_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01- 9GI21-AK	9eg_2i_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01- 9GI81-A	9eg_2i_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01- 9GI81-AK	9eg_2i_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01- BBE21-A	15eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01- BBE21-AZ	15eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01- BBE81-A	15eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01- BBE81-AK	15eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01- S001	6eg_1e_4gb	REV01	4GB	128MB	NA	NA	without PLL
TE0818-01- S002	9eg_2i_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01- S003	9eg_2i_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01- T001K	15eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01- T002K	9eg_2i_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-02- 6BE81-A	6eg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02- 6BE81-AK	6eg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02- 9BE81-A	9eg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02- 9BE81-AK	9eg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02- 9GI81-A	9eg_2i_4gb	REV02	4GB	128MB	NA	NA	NA

TE0818-02- 9GI81-AK	9eg_2i_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02- BBE81-A	15eg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02- BBE81-AK	15eg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02- BGI81-A	15eg_2i_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02- BGI81-AK	15eg_2i_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02- S002	9eg_1i_8gb	REV02	8GB	128MB	NA	NA	NA

\*used as reference

#### **Hardware Modules**

Note: Design contains also Board Part Files for TE0818+TEBF0818 configuration, this board part files are not used for this reference design.

Design supports following carriers:

Carrier Model	Notes
TEBT0818	
TEBF0818*	

\*used as reference

Hardware Carrier

Additional HW Requirements:

Additional Hardware	Notes

\*used as reference

Additional Hardware

## Content

For general structure and usage of the reference design, see Project Delivery - AMD devices

## **Design Sources**

Туре	Location	Notes
Vivado	<project folder="">\block_design <project folder="">\constraints <project folder="">\ip_lib <project folder="">\board_files</project></project></project></project>	Vivado Project will be generated by TE Scripts
Vitis	<project folder="">\sw_lib</project>	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation

#### Design sources

#### **Additional Sources**

Туре	Location	Notes
Additional design sources		

#### **Prebuilt**

File	File-Extension	Description
BIF-File	*.bif	File with description to generate Bin-File
BIN-File	*.bin	Flash Configuration File with Boot-Image (Zynq-FPGAs)
BIT-File	*.bit	FPGA (PL Part) Configuration File
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports		Report files in different formats
Hardware-Platform-Description- File	*.xsa	Exported Vivado hardware description file for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

Prebuilt files (only on ZIP with prebuilt content)

### **Download**

Reference Design is only usable with the specified Vivado/Vitis/PetaLinux version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

• TE0818 "Test Board" Reference Design

# **Design Flow**

Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first launch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

≙

- AMD Development Tools#XilinxSoftware-BasicUserGuides
- Vivado Projects TE Reference Design

#### • Project Delivery.

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "\_create\_win\_setup.cmd" on Windows OS and "\_create\_linux\_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/Vitis GUI. For currently Scripts limitations on Win and Linux OS see: Proje ct Delivery Currently limitations of functionality

⚠

**Caution!** Win OS has a 260 character limit for path lengths which can affect the Vivado tools. To avoid this issue, use Virtual Drive or the shortest possible names and directory locations for the reference design (for example "x:\<project folder>")

1. Run \_create\_win\_setup.cmd/\_create\_linux\_setup.sh and follow instructions on shell:

_create_win_setup.cmd/_create_linux_setup.sh
Set design paths
TE Reference
Design
<ul> <li> (0) Module selection guide, project creationprebuilt export</li> <li> (1) Create minimum setup of CMD-Files and exit Batch</li> <li> (2) Create maximum setup of CMD-Files and exit Batch</li> <li> (3) (internal only) Dev</li> <li> (4) (internal only) Prod</li> <li> (c) Go to CMD-File Generation (Manual setup)</li> <li> (d) Go to Documentation (Web Documentation)</li> <li> (g) Install Board Files from Xilinx Board Store (beta)</li> <li> (a) Start design with unsupported Vivado Version (beta)</li> <li> (x) Exit Batch (nothing is done!)</li> </ul>
Select (ex.:'0' for module selection guide):

2. Press 0 and enter to start "Module Selection Guide"

**(**)

- 3. Create project and follow instructions of the product selection guide, settings file will be configured automatically during this process.
  - optional for manual changes: Select correct device and Xilinx install path on "design\_basic\_settings.cmd" and create Vivado project with "vivado\_create\_project\_guimode.cmd"

Note: Select correct one, see also Vivado Board Part Flow

Important: Use Board Part Files, which **did not** end with \*\_tebf0818

4. Create hardware description file (.xsa file) and export to prebuilt folder



Δ

Using Vivado GUI is the same, except file export to prebuilt folder. (i)

5. Generate Programming Files with Vitis

run on Vivado TCL (Script generates applications and bootable files, which are defined in "test\_board\sw\_lib\apps\_list.csv") TE::sw\_run\_vitis -all TE::sw\_run\_vitis (optional; Start Vitis from Vivado GUI or start with TE Scripts on Vivado TCL)

TCL scripts generate also platform project, this must be done manually in case GUI <u>/</u> is used. See Vitis

## Launch

## **Programming**

Check Module and Carrier TRMs for proper HW configuration before you try any design. ∕∿

Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch.

Xilinx documentation for programming and debugging: Vivado/Vitis/SDSoC-Xilinx Software Programming and Debugging

### Get prebuilt boot binaries

- 1. Run \_create\_win\_setup.cmd/\_create\_linux\_setup.sh and follow instructions on shell
- 2. Press 0 and enter to start "Module Selection Guide"
  - a. Select assembly version
  - b. Validate selection
  - c. Select create and open delivery binary folder

(i)

Note: Folder "<project folder>\\_binaries\_<Article Name>" with subfolder "boot\_<app name>" for different applications will be generated

### **QSPI-Boot mode**

- 1. Connect JTAG and power on carrier with module
- 2. Set Boot Mode to JTAG
- 3. Open Vivado Project with "vivado\_open\_existing\_project\_guimode.cmd" or if not created, create with "vivado\_create\_project\_guimode.cmd"

run on Vivado TCL (Script programs BOOT.bin on QSPI flash)

```
TE::pr_program_flash -swapp hello_te0818
```

- 4. Set Boot Mode to **QSPI-Boot** 
  - Depends on Carrier, see carrier TRM.

### **SD-Boot mode**

This does not work, because SD controller is not selected on PS.

### **JTAG**

Load configuration and Application with Vitis Debugger into device

## Usage

- 1. Prepare HW like described on section Programming
- 2. Connect UART USB (most cases same as JTAG)
- 3. Select QSPI as Boot Mode

(i) Note: See TRM of the Carrier, which is used.

- 4. Power On PCB
  - 1. Zynq Boot ROM loads FSBL from QSPI into OCM,
  - 2. FSBL init PS, programs PL using the bitstream and loads Application into DDR,

# System Design - Vivado

## **Block Design**



Block Design

#### **PS Interfaces**

Activated interfaces:

Туре	Note
DDR	
QSPI	MIO
UART0	MIO
SWDT01	
TTC03	

PS Interfaces

## **Constraints**

#### **Basic module constraints**

_i_bitgen.xdc
<pre>set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design] set_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current_design]</pre>

### **Design specific constrain**

Not needed.

# Software Design - Vitis

For Vitis project creation, follow instructions from:

Vitis

## **Application**

Template location: "<project folder>\sw\_lib\sw\_apps\"

### zynqmp\_fsbl

TE modified 2023.2 FSBL

General:

- Modified Files: xfsbl\_main.c, xfsbl\_hooks.h/.c, xfsbl\_board.h/.c (search for 'TE Mod' on source code)
- Add Files: te\_xfsbl\_hooks.h/.c (for hooks and board)
- General Changes:
  - Display FSBL Banner and Device Name

### hello\_te0818

Hello TE0818 is a Xilinx Hello World example as endless loop instead of one console output.

# **Additional Software**

No additional software is needed.

# App. A: Change History and Legal Notices

## **Document Change History**

To get content of older revision go to "Change History" of this page and select older document revision number.


Date	Document Revision	Authors	Description
			<ul> <li>new assembly variants</li> </ul>
Error	Error	Error	
renderi	renderi	renderi	
ng	ng	ng	
macro	macro	macro	
'page-	'page-	'page-	
info'	info'	info'	
Ambiguo	Ambiguo	Ambiguo	
us	us	us	
method	method	method	
overload	overload	overload	
ing for	ing for	ing for	
method	method	method	
jdk.	jdk.	jdk.	
proxy27	proxy27	proxy27	
9.\$Proxy	9.\$Proxy	9.\$Proxy	
4022#ha	4022#ha	4022#ha	
sConten	sConten	sConten	
tLevelPe	tLevelPe	tLevelPe	
rmission	rmission	rmission	
Cannot	Cannot	Cannot	
resolve	resolve	resolve	
which	which	which	
method	method	method	
to	to	to	

invoke	invoke	invoke
for [null,	for [null,	for [null,
class	class	class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.	ce.	ce.
pages.	pages.	pages.
Page]	Page]	Page]
due to	due to	due to
overlapp	overlapp	overlapp
ing	ing	ing
prototyp	prototyp	prototyp
es	es	es
between	between	between
:	:	:
[interfac	[interfac	[interfac
e com.	e com.	e com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.user.	ce.user.	ce.user.
Conflue	Conflue	Conflue
nceUser	nceUser	nceUser
, class	, class	, class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
.	.	
confluen	confluen	confluen
ce.core.	ce.core.	ce.core.

Content	Content	Content	
EntityOb	EntityOb	EntityOb	
	-		
ject] [interfac	ject] [interfac	ject] [interfac	
e com.	e com.	e com.	
atlassian	atlassian	atlassian	
.user.	.user.	.user.	
User,	User,	User,	
class	class	class	
java.	java.	java.	
lang.	lang.	lang.	
String,	String,	String,	
class	class	class	
com.	com.	com.	
atlassian	atlassian	atlassian	
· ·	· ·		
confluen	confluen	confluen	
ce.core.	ce.core.	ce.core.	
Content	Content	Content	
EntityOb	EntityOb	EntityOb	
ject]	ject]	ject]	
2023-12-18	v.14	itspoon GmbH	
			<ul> <li>2023.2 release</li> <li>new assembly variants</li> </ul>
2023-08-15	v.11	Manuela Strücker	<ul> <li>new assembly</li> </ul>
			variants
2023-08-14	v.10	Manuela Strücker	<ul> <li>2022.2 release</li> <li>new assembly variants</li> </ul>
2023-02-14	v.8	Manuela Strücker	<ul> <li>new assembly variants</li> </ul>
2022-09-12	v.7	Manuela Strücker	<ul> <li>update board part file compatible to Vivado 2021.2.1</li> </ul>
2022-09-06	v.6	Manuela Strücker	<ul> <li>new assembly variant</li> </ul>

2022-03-10	v.4	• upd Des	ate fsbl ate chapter sign Flow ate chapter PI-Boot mode
2022-02-03	v.2	John Hartfiel • initia	al release
	all		
		Error	
		renderi	
		ng	
		macro	
		'page-	
		info'	
		Ambiguo	
		us	
		method	
		overload	
		ing for	
		method	
		jdk.	
		proxy27	
		9.\$Proxy	
		4022#ha	
		sConten	
		tLevelPe	
		rmission	
		Cannot	
		resolve	
		which	
		method	
		to	
		invoke	
		for [null,	
		class	
		java.	
		lang.	

String, class com. atlassian confluen ce. pages. Page] due to overlapp ing prototyp es between [interfac e com. atlassian confluen ce.user. Conflue nceUser , class java. lang. String, class com. atlassian confluen ce.core. Content EntityOb ject] [interfac e com.



#### Document change history.

## Legal Notices

### **Data Privacy**

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

## **Document Warranty**

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

## **Limitation of Liability**

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

## **Copyright Notice**

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

## **Technology Licenses**

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

## **Environmental Protection**

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

## **REACH, RoHS and WEEE**

#### REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

#### RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

#### WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

#### Error rendering macro 'page-info'

Ambiguous method overloading for method jdk. proxy279.\$Proxy4022#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user. ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core. ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]