

# TE0818 StarterKit

## Table of contents

Refer to <https://www.trenz.org/te0818-info> for the current online version of this manual and other available documentation.

1.1 Key Features

1.2 Revision History

1.3 Release Notes and Know Issues

1.4 Requirements

1.4.1 Software

1.4.2 Hardware

1.5 Design Sources

1.5.1 Design Sources

1.5.2 Additional Sources

1.5.3 Prebuilt

1.5.4 Download

2 Design Flow

3 Launch

3.1 Programming

3.1.1 Get prebuilt boot binaries

3.1.2 QSPI-Boot mode

3.1.3 SD-Boot mode

3.1.4 JTAG

3.2 Usage

3.2.1 Linux

3.2.2 Vivado HW Manager

4 System Design - Vivado

4.1 Vivado

4.1.1 PS Interfaces

4.2 Constraints

4.2.1 Basic module project built

4.2.2 Design specific constraints

5 Software Design - Vitis

5.1 Application

5.1.1 zynqmp\_fsbl

5.1.2 zynqmp\_pmufw

5.1.3 hello\_te0818

5.1.4 u-boot

6 Software Design - PetaLinux

6.1 Config

6.2 U-Boot

6.3 Device Tree

6.4 Kernel

6.5 Rootfs

6.6 FSBL patch (alternative for vlnv fsbl trenz patch)

6.7 Applications

6.7.1 startup

6.7.2 webfwu

7 Additional Software

7.1 SI5345

8 App. A: Change History and Legal Notices

8.1 Document Change History

8.2 Legal Notices

8.3 Data Privacy

8.4 Document Warranty

8.5 Limitation of Liability

8.6 Copyright Notice

8.7 Technology Licenses

8.8 Environmental Protection

8.9 REACH, RoHS and WEEE

9 Table of contents

Date	Project Built	Authors	Description
2024-03-30	TE0818-StarterKit-vivado_2023.2-build_4_20240308103809.zip TE0818-StarterKit_noprebuilt-vivado_2023.2-build_4_20240308103809.zip	Manuela Strücker	<ul style="list-style-type: none"><li>new assembly variants</li></ul>
2023-12-15	TE0818-StarterKit-vivado_2023.2-build_3_20231215122410.zip TE0818-StarterKit_noprebuilt-vivado_2023.2-build_3_20231215122410.zip	Manuela Strücker	<ul style="list-style-type: none"><li>2023.2 release</li><li>new assembly variants</li></ul>
2023-08-15	TE0818-StarterKit-vivado_2022.2-build_6_20230815120540.zip TE0818-StarterKit_noprebuilt-vivado_2022.2-build_6_20230815120540.zip	Manuela Strücker	<ul style="list-style-type: none"><li>new assembly variants</li></ul>

2023-06-14	2022.2	TE0818-StarterKit-vivado_2022.2-build_2_20230619104156.zip TE0818-StarterKit_noprebuilt-vivado_2022.2-build_2_20230619104156.zip	Manuela Strücker	<ul style="list-style-type: none"> <li>• 2022.2 release</li> <li>• new assembly variants</li> </ul>
2023-02-14	2021.2.1	TE0818-StarterKit_noprebuilt-vivado_2021.2-build_20_20230214112518.zip TE0818-StarterKit-vivado_2021.2-build_20_20230214112518.zip	Manuela Strücker	<ul style="list-style-type: none"> <li>• new assembly variants</li> </ul>
2022-09-12	2021.2.1	TE0818-StarterKit_noprebuilt-vivado_2021.2-build_15_20220912092618.zip TE0818-StarterKit-vivado_2021.2-build_15_20220912092618.zip	Manuela Strücker	<ul style="list-style-type: none"> <li>• update board part files compatible to Vivado 2021.2.1</li> </ul>
2022-05-12	2021.2	TE0818-StarterKit_noprebuilt-vivado_2021.2-build_14_20220512120454.zip TE0818-StarterKit-vivado_2021.2-build_14_20220512120454.zip	Manuela Strücker	<ul style="list-style-type: none"> <li>• new assembly variant</li> </ul>
2022-02-24	2021.2	TE0818-StarterKit_noprebuilt-vivado_2021.2-build_11_20220224094436.zip TE0818-StarterKit-vivado_2021.2-build_11_20220224094436.zip	Manuela Strücker	<ul style="list-style-type: none"> <li>• bugfix (read MAC from EEPROM)</li> </ul>
2022-02-03	2021.2	TE0818-StarterKit_noprebuilt-vivado_2021.2-build_11_20220203074431.zip TE0818-StarterKit-vivado_2021.2-build_11_20220203074431.zip	John Hartfiel	<ul style="list-style-type: none"> <li>• initial release</li> </ul>

#### Design Revision History

## Release Notes and Know Issues


Issues	Description	Workaround	To be fixed version
Xilinx Software	Incompatibility of board files for ZynqMP with eMMC activated between 2021.2 and 2021.2.1 patch, see <a href="#">Xilinx Forum Request</a>	use corresponding board files for the Vivado versions	--

MAC from EEPROM	The MAC address stored in the EEPROM is not read out and initialised correctly during start-up. This is caused by two I2C expanders each switched to the same EEPROM with the same address i2cswitch@73 --> i2c@5 --> reg = <0x50> and i2cswitch@77 --> i2c@4 --> reg = <0x50>	Switching the second I2C expander (i2cswitch@77) to another channel in the fsbl solves the error during the start-up procedure.	<b>Solved</b> with 20220224 update
-----------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---------------------------------------------------------------------------------------------------------------------------------	------------------------------------

#### Known Issues

## Requirements

### Software

Software	Version	Note
Vitis	2023.2	needed, Vivado is included into Vitis installation
PetaLinux	2023.2	needed
Skyworks ClockBuilder Pro	---	optional <div>  Si5345A-B-GM is no longer supported by the latest Skyworks ClockBuilder Pro software. </div>

#### Software

### Hardware

Basic description of TE Board Part Files is available on [TE Board Part Files](#).

Complete List is available on "<project folder>\board\_files\\*\_board\_files.csv"

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EMMC	Others	Notes
TE0818-01-9BE21-A	9eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01-9BE21-AZ	9eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01-9BI41-X	9eg_1i_8gb	REV01	8GB	128MB	NA	NA	NA
TE0818-01-9GI21-A*	9eg_2i_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01-9GI21-AK	9eg_2i_4gb	REV01	4GB	128MB	NA	NA	NA

TE0818-01-9GI81-A	9eg_2i_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01-9GI81-AK	9eg_2i_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01-BBE21-A	15eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01-BBE21-AZ	15eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01-BBE81-A	15eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01-BBE81-AK	15eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01-S001	6eg_1e_4gb	REV01	4GB	128MB	NA	NA	without PLL
TE0818-01-S002	9eg_2i_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01-S003	9eg_2i_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01-T001K	15eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-01-T002K	9eg_2i_4gb	REV01	4GB	128MB	NA	NA	NA
TE0818-02-6BE81-A	6eg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02-6BE81-AK	6eg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02-9BE81-A	9eg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02-9BE81-AK	9eg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02-9GI81-A	9eg_2i_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02-9GI81-AK	9eg_2i_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02-BBE81-A	15eg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02-BBE81-AK	15eg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02-BGI81-A	15eg_2i_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02-BGI81-AK	15eg_2i_4gb	REV02	4GB	128MB	NA	NA	NA
TE0818-02-S002	9eg_1i_8gb	REV02	8GB	128MB	NA	NA	NA

\* used as reference

#### Hardware Modules

Note: Design contains also Board Part Files for TE0818 only configuration, this board part files are not used for this reference design.

Design supports following carriers:

Carrier Model	Notes
TEBF0818*	
TEBT0818	

\*used as reference

### Hardware Carrier

Additional HW Requirements:

Additional Hardware	Notes
Display Port Monitor	Optional HW Not all monitors are supported, also Adapter to other Standard can make trouble. Design was tested with <b>DELL U2412M</b>
USB Keyboard	Optional HW Can be used to get access to console which is show on Display Port
USB Stick	Optional HW USB was tested with USB memory stick
SATA Disk	Optional HW
PCIe Card	Optional HW
ETH cable	Optional HW Ethernet works with DHCP, but can be setup also manually
SD card	with fat32 partition

\*used as reference

### Additional Hardware

## Content


For general structure and usage of the reference design, see [Project Delivery - AMD devices](#)

## Design Sources

Type	Location	Notes
Vivado	<project folder>\block_design <project folder>\constraints <project folder>\ip_lib <project folder>\board_files	Vivado Project will be generated by TE Scripts
Vitis	<project folder>\sw_lib	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation
PetaLinux	<project folder>\os\petalinux	PetaLinux template with current configuration

### Design sources

## Additional Sources

Type	Location	Notes
SI5345	<project folder>\misc\PLL\	SI5345 Project with current PLL Configuration  <div> SI5345A-B-GM is no longer supported by the latest Skyworks Clockbuilder Pro software.</div>
init.sh	<project folder>\misc\sd\	Additional Initialization Script for Linux

#### Additional design sources

## Prebuilt

File	File-Extension	Description
BIF-File	*.bif	File with description to generate Bin-File
BIN-File	*.bin	Flash Configuration File with Boot-Image (Zynq-FPGAs)
BIT-File	*.bit	FPGA (PL Part) Configuration File
Boot Script-File	*.scr	Distro Boot Script file
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports	---	Report files in different formats
Device Tree	*.dts	Device tree (2 possible, one for u-boot and one for linux)
Hardware-Platform-Description-File	*.xsa	Exported Vivado <a href="#">hardware description file</a> for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
OS-Image	*.ub	Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

#### Prebuilt files (only on ZIP with prebuilt content)

## Download

Reference Design is only usable with the specified Vivado/Vitis/PetaLinux version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

- [TE0818 "Starterkit" Reference Design](#)

## Design Flow



Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first launch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

- [AMD Development Tools#XilinxSoftware-BasicUserGuides](#)
- [Vivado Projects - TE Reference Design](#)
- [Project Delivery](#).

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "\_create\_win\_setup.cmd" on Windows OS and "\_create\_linux\_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/Vitis GUI. For currently Scripts limitations on Win and Linux OS see: [Project Delivery Currently limitations of functionality](#)



**Caution!** Win OS has a 260 character limit for path lengths which can affect the Vivado tools. To avoid this issue, use Virtual Drive or the shortest possible names and directory locations for the reference design (for example "x:\<project folder>")

1. Run \_create\_win\_setup.cmd/\_create\_linux\_setup.sh and follow instructions on shell:

### **\_create\_win\_setup.cmd/\_create\_linux\_setup.sh**

```
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: <absolute project path>
-----
-----TE Reference
Design-----
-----
-- (0) Module selection guide, project creation...prebuilt export...
-- (1) Create minimum setup of CMD-Files and exit Batch
-- (2) Create maximum setup of CMD-Files and exit Batch
-- (3) (internal only) Dev
-- (4) (internal only) Prod
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (g) Install Board Files from Xilinx Board Store (beta)
-- (a) Start design with unsupported Vivado Version (beta)
-- (x) Exit Batch (nothing is done!)
----
Select (ex.: '0' for module selection guide):
```

2. Press 0 and enter to start "Module Selection Guide"
3. Create project and follow instructions of the product selection guide, settings file will be configured automatically during this process.

- optional for manual changes: Select correct device and Xilinx install path on "design\_basic\_settings.cmd" and create Vivado project with "vivado\_create\_project\_gui mode.cmd"



Note: Select correct one, see also [Vivado Board Part Flow](#)

**Important:** Use Board Part Files, which ends with \*\_tebf0818

4. Create hardware description file (.xsa file) for PetaLinux project and export to prebuilt folder

**run on Vivado TCL (Script generates design and export files into "<project folder>\prebuilt\hardware\<short name>")**

```
TE::hw_build_design -export_prebuilt
```



Using Vivado GUI is the same, except file export to prebuilt folder.

5. Create and configure your PetaLinux project with exported .xsa-file, see [PetaLinux KICKstart](#)
  - use TE Template from "<project folder>\os\petalinux"
  - use exported .xsa file from "<project folder>\prebuilt\hardware\<short name>". **Note:** HW Export from Vivado GUI creates another path as default workspace.
  - The build images are located in the "<plnx-proj-root>/images/linux" directory
6. Configure the **boot.scr** file as needed, see [Distro Boot with Boot.scr](#)
7. Generate Programming Files with Vitis
  - a. Copy PetaLinux build image files to prebuilt folder
    - copy **u-boot.elf**, **system.dtb**, **bl31.elf**, **image.ub** and **boot.scr** from "<plnx-proj-root>/images/linux" to prebuilt folder



"<project folder>\prebuilt\os\petalinux\<ddr size>" or "<project folder>\prebuilt\os\petalinux\<short name>"

- b. Generate Programming Files

**run on Vivado TCL (Script generates applications and bootable files, which are defined in "test\_board\sw\_libapps\_list.csv")**

```
TE::sw_run_vitis -all
TE::sw_run_vitis (optional; Start Vitis from Vivado GUI or
start with TE Scripts on Vivado TCL)
```



TCL scripts generate also platform project, this must be done manually in case GUI is used. See [Vitis](#)

Generate Programming Files with Petalinux (alternative), see [PetaLinux KICKstart](#)

## Launch

For basic board setup, LEDs... see: [TEBF0818 Getting Started](#)



## Programming



Check Module and Carrier TRMs for proper HW configuration before you try any design.

Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch.

Xilinx documentation for programming and debugging: [Vivado/Vitis/SDSoC-Xilinx Software Programming and Debugging](#)

## Get prebuilt boot binaries

1. Run `_create_win_setup.cmd/_create_linux_setup.sh` and follow instructions on shell
2. Press 0 and enter to start "Module Selection Guide"
  - a. Select assembly version
  - b. Validate selection
  - c. Select create and open delivery binary folder



Note: Folder "<project folder>\\_binaries\_<Article Name>" with subfolder "boot\_<app name>" for different applications will be generated

## QSPI-Boot mode

Option for **Boot.bin** on QSPI Flash

1. Connect **JTAG** and power on carrier with module
2. Open Vivado Project with "vivado\_open\_existing\_project\_gui mode.cmd" or if not created, create with "vivado\_create\_project\_gui mode.cmd"

run on Vivado TCL (Script programs **BOOT.bin** on QSPI flash)

```
TE::pr_program_flash -swapp hello_te0818
```

3. Set Boot Mode to **QSPI-Boot**.
  - Depends on Carrier, see carrier TRM.
  - TEBF0818 change automatically the Boot Mode to SD, if SD is inserted, optional CPLD Firmware without Boot Mode changing for microSD Slot is available on the download area

## SD-Boot mode


1. Copy **image.ub**, **boot.src** and **Boot.bin** on **SD**
  - use files from "<project folder>\\_binaries\_<Article Name>\boot\_linux" from generated binary folder, see: [Get prebuilt boot binaries](#)
  - or use prebuilt file location, see "<project folder>\prebuilt\file\_location.txt"
2. Set Boot Mode to SD-Boot.
  - Depends on Carrier, see carrier TRM.
3. Insert SD-Card in SD-Slot.


## JTAG

Not used on this example.

## Usage

1. Prepare HW like described on section [Programming](#)
2. Connect UART USB (most cases same as JTAG)
3. Select SD Card as Boot Mode (or QSPI - depending on step 1)


 Note: See TRM of the Carrier, which is used.

 Starting with Petalinux version 2020.1, the industry standard "Distro-Boot" boot flow for U-Boot was introduced, which significantly expands the possibilities of the boot process and has the primary goal of making booting much more standardised and predictable.  
The boot options described above describe the common boot processes for this hardware; other boot options are possible.  
For more information see [Distro Boot with Boot.scr](#)

4. (Optional with TEBF0818) Insert PCIe Card (detection depends on Linux driver. Only some basic drivers are installed)
5. (Optional with TEBF0818) Connect SATA Disc
6. (Optional with TEBF0818) Connect Display Port Monitor (List of usable Monitors: <https://www.xilinx.com/support/answers/68671.html>)
7. (Optional with TEBF0818) Connect Network Cable
8. Power On PCB
  1. ZynqMP Boot ROM loads FSBL from SD/QSPI into OCM,
  2. FSBL init the PS, programs the PL using the bitstream and loads PMU, ATF and U-boot from SD/QSPI into DDR,
  3. U-boot loads Linux (**image.ub**) from SD/QSPI/... into DDR


## Linux

1. Open Serial Console (e.g. putty)
  - Speed: 115200
  - select COM Port

 Win OS, see device manager, Linux OS see dmesg |grep tty (UART is \*USB1)

2. Linux Console:

```
# password disabled
petalinux login: root
Password: root
```

 Note: Wait until Linux boot finished

3. You can use Linux shell now.

```

i2cdetect -y -r 0      (check I2C 0 Bus, replace 0 with other bus
number is also possible)
dmesg | grep rtc       (RTC check)
udhcpd                 (ETH0 check)
lsusb                  (USB check)
lspci                  (PCIe check)

```

#### 4. Option Features

- Webserver to get access to ZynqMP
  - insert IP on web browser to start web interface
- init.sh scripts
  - add init.sh script on SD, content will be load automatically on startup (template included in "<project folder>\misc\SD")

## Vivado HW Manager

Open Vivado HW-Manager and add VIO signal to dashboard (\*.ltx located on prebuilt folder)

- RGPIO Interface (**Important:** CPLD Firmware REV07 or newer is needed) for Control and Monitoring:
  - Set Enable to send Write data over RGPIO interface.
    - **CPLD Description:** [TEBF0818 CPLD](#)
      - Buttons, LEDs, Status...
- Control:
  - LEDs: XMOD 2 (without green dot) and HD LED are accessible.
  - CAN\_S

The screenshot displays the Vivado Hardware Manager interface with two panels showing VIO signals. The left panel shows a list of signals for hw\_vio\_3, hw\_vio\_1, and hw\_vio\_2. The right panel shows a detailed view of hw\_vio\_2 signals.

**Left Panel (hw\_vio\_3, hw\_vio\_1, hw\_vio\_2):**

Name	Value	Acti...	Direc...	VIO
zsysys_IRGPIOIo_rgpio_m_7dt6_unused[1:0]	[H] 0		Outp	
zsysys_IRGPIOIo_rgpio_m_11dt8_muxsel[3:0]	[H] 0		Outp	
zsysys_IRGPIOIo_rgpio_m_23dt12_unused[1:0]	[H] 000		Outp	
zsysys_IRGPIOIo_rgpio_m_11dt8_MUX[3:0]	[H] 0		Input	
zsysys_IRGPIOIo_rgpio_m_12_CAN_FAULT	[B] 0		Input	
zsysys_IRGPIOIo_rgpio_m_17_S5_3_USER	[B] 1		Input	
zsysys_IRGPIOIo_rgpio_m_18_S5_4_FMCVADJ	[B] 1		Input	
zsysys_IRGPIOIo_rgpio_m_20_SD_WP	[B] 0		Input	
zsysys_IRGPIOIo_rgpio_m_7dt0_data[7:0]	[H] 00		Input	
zsysys_IRGPIOIo_rgpio_m_21_FMC_CLKDIR	[B] 0		Input	
zsysys_IRGPIOIo_rgpio_s_0_S5_1_bootmode	[B] 0		Input	
zsysys_IRGPIOIo_rgpio_m_5dt0_leds[5:0]	[H] 00		Outp	
zsysys_IRGPIOIo_rgpio_m_enable	[B] 0		Outp	
zsysys_IRGPIOIo_rgpio_m_15dt13_PHY_LEDS[2:0]	[H] 2		Input	
zsysys_IRGPIOIo_rgpio_m_16_XMOD2BUTTON	[B] 1		Input	
zsysys_IRGPIOIo_rgpio_m_19_reserved	[B] 0		Input	
zsysys_IRGPIOIo_rgpio_m_22_PJTAG_TRST	[B] 1		Input	
zsysys_IRGPIOIo_rgpio_m_23_PJTAG_SRST	[B] 1		Input	
zsysys_IRGPIOIo_rgpio_s_1_S5_2_bootmode	[B] 0		Input	

**Right Panel (hw\_vio\_2):**


Name	Value	Acti...	Direc...	VIO
zsysys_IMGT_128_CLK0_Si5345_out6[31:0]	[U] 787999999		Input	hw_vio_2
zsysys_IMGT_229_CLK1_Si5345_out2[31:0]	[U] 999999999		Input	hw_vio_2
zsysys_IMGT_230_CLK0_Si5345_out1[31:0]	[U] 1249999999		Input	hw_vio_2
zsysys_IMGT_230_CLK1_TEBF_Si5345_out7[31:0]	[U] 156249999		Input	hw_vio_2
zsysys_IMGT_128_CLK1_floating[31:0]	[U] 715825		Input	hw_vio_2
zsysys_IMGT_228_CLK0_TEBF0818_FMC[31:0]	[U] 156249441		Input	hw_vio_2
zsysys_IMGT_228_CLK1_Si5345_out3[31:0]	[U] 2931815		Input	hw_vio_2
zsysys_IMGT_229_CLK0_TEBF0818_FMC[31:0]	[U] 156249441		Input	hw_vio_2

**Bottom Panel (hw\_vio\_3, hw\_vio\_1, hw\_vio\_2):**

Name	Value	Activity	Directi...	VIO
zsysys_iwio_CAN_0_S	[B] 0		Output	hw_vio_3
zsysys_iwio_LED_HD	[B] 0		Output	hw_vio_3
zsysys_iwio_LED_XMOD2	[B] 0		Output	hw_vio_3

## System Design - Vivado

# Block Design



Block Design

## PS Interfaces

Activated interfaces:

Type	Note
DDR	
QSPI	MIO
SD0	MIO
SD1	MIO
CAN0	EMIO
I2C0	MIO
PJTAG0	MIO
UART0	MIO
GPIO0	MIO
SWDT0..1	
TTC0..3	
GEM3	MIO
USB0	MIO/GTP
PCIe	MIO/GTP
SATA	GTP
Display Port	EMIO/GTP

PS Interfaces

## Constraints

### Basic module constraints

### **\_i\_bitgen.xdc**

```
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current_design]
```

## **Design specific constraints**

### **\_i\_io.xdc**

```
#System Controller IP
#LED_HD SC0 J3:C13
#LED_XMOD SC17 J3:B19
#CAN_RX SC19 J3:B23
#CAN_TX SC18 J3:B22
#CAN_S SC16 J3:B18

#HDIO_SC0 J14
set_property PACKAGE_PIN J14 [get_ports BASE_sc0]
#HDIO_SC5 G13
set_property PACKAGE_PIN G13 [get_ports BASE_sc5]
#HDIO_SC6 J15
set_property PACKAGE_PIN J15 [get_ports BASE_sc6]
#HDIO_SC7 K15
set_property PACKAGE_PIN K15 [get_ports BASE_sc7]
#HDIO_SC10 A15
set_property PACKAGE_PIN A15 [get_ports BASE_sc10_io]
#HDIO_SC11 B15
set_property PACKAGE_PIN B15 [get_ports BASE_sc11]
#HDIO_SC12 C13
set_property PACKAGE_PIN C13 [get_ports BASE_sc12]
#HDIO_SC13 C14
set_property PACKAGE_PIN C14 [get_ports BASE_sc13]
#HDIO_SC14 E13
set_property PACKAGE_PIN E13 [get_ports BASE_sc14]
#HDIO_SC15 E14
set_property PACKAGE_PIN E14 [get_ports BASE_sc15]
#HDIO_SC16 A13
set_property PACKAGE_PIN A13 [get_ports BASE_sc16]
#HDIO_SC17 B13
set_property PACKAGE_PIN B13 [get_ports BASE_sc17]
#HDIO_SC18 A14
set_property PACKAGE_PIN A14 [get_ports BASE_sc18]
#HDIO_SC19 B14
set_property PACKAGE_PIN B14 [get_ports BASE_sc19]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc0]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc5]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc6]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc7]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc10_io]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc11]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc12]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc13]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc14]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc15]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc16]
```

```

set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc17]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc18]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc19]

# Audio Codec
#LRCLK                J3:49 B47_L9_N
#BCLK                 J3:51 B47_L9_P
#DAC_SDATA            J3:53 B47_L7_N
#ADC_SDATA            J3:55 B47_L7_P

#LRCLK G14
set_property PACKAGE_PIN G14 [get_ports I2S_lrclk ]
#BCLK G15
set_property PACKAGE_PIN G15 [get_ports I2S_bclk ]
#DAC_SDATA E15
set_property PACKAGE_PIN E15 [get_ports I2S_sdin ]
#ADC_SDATA F15
set_property PACKAGE_PIN F15 [get_ports I2S_sdout ]
set_property IOSTANDARD LVCMOS18 [get_ports I2S_lrclk ]
set_property IOSTANDARD LVCMOS18 [get_ports I2S_bclk ]
set_property IOSTANDARD LVCMOS18 [get_ports I2S_sdin ]
set_property IOSTANDARD LVCMOS18 [get_ports I2S_sdout ]

# MGTs
# F25 MGT_128_CLK0_P -> U5,45 -> Si5345 -> out6
# F26 MGT_128_CLK0_N -> U5,44 -> Si5345 -> out6
# D25 MGT_128_CLK1_P -> B2B,J2-A7 -> floating
# D26 MGT_128_CLK1_N -> B2B,J2-A6 -> floating

# R8 MGT_228_CLK0_P -> B2B,J3-B27 -> TEBF0818-01_FMC_J5E-D5
# R7 MGT_228_CLK0_N -> B2B,J3-B26 -> TEBF0818-01_FMC_J5E-D4
# N8 MGT_228_CLK1_P -> U5,35 -> Si5345 -> out3
# N7 MGT_228_CLK1_N -> U5,34 -> Si5345 -> out3

# L8 MGT_229_CLK0_P -> B2B,J3-C26 -> TEBF0818-01_FMC_J5E-B21
# L7 MGT_229_CLK0_N -> B2B,J3-C25 -> TEBF0818-01_FMC_J5E-B20
# J8 MGT_229_CLK1_P -> U5,31 -> Si5345 -> out2
# J7 MGT_229_CLK1_N -> U5,30 -> Si5345 -> out2

# G8 MGT_230_CLK0_P -> U5,28 -> Si5345 -> out1
# G7 MGT_230_CLK0_N -> U5,27 -> Si5345 -> out1
# E8 MGT_230_CLK1_P -> B2B,J3-D27 -> TEBF0818-01_CLK7_P -> B2B,J2-D5 -
> U5,51 -> Si5345 -> out7
# E7 MGT_230_CLK1_N -> B2B,J3-D26 -> TEBF0818-01_CLK7_N -> B2B,J2-D6 -
> U5,50 -> Si5345 -> out7

set_property PACKAGE_PIN F25 [get_ports {MGT_CLK_IN_clk_p[0]}]
set_property PACKAGE_PIN D25 [get_ports {MGT_CLK_IN_clk_p[1]}]
set_property PACKAGE_PIN R8 [get_ports {MGT_CLK_IN_clk_p[2]}]
set_property PACKAGE_PIN N8 [get_ports {MGT_CLK_IN_clk_p[3]}]
set_property PACKAGE_PIN L8 [get_ports {MGT_CLK_IN_clk_p[4]}]
set_property PACKAGE_PIN J8 [get_ports {MGT_CLK_IN_clk_p[5]}]
set_property PACKAGE_PIN G8 [get_ports {MGT_CLK_IN_clk_p[6]}]
set_property PACKAGE_PIN E8 [get_ports {MGT_CLK_IN_clk_p[7]}]

```

For Vitis project creation, follow instructions from:

[Vitis](#)

## Application

Template location: "<project folder>\sw\_lib\sw\_apps\"

### zynqmp\_fsbl

TE modified 2023.2 FSBL

General:

- Modified Files: xfsbl\_main.c, xfsbl\_hooks.h/.c, xfsbl\_board.h/.c (search for 'TE Mod' on source code)
- Add Files: te\_xfsbl\_hooks.h/.c (for hooks and board)
- General Changes:
  - Display FSBL Banner and Device Name

Module Specific:

- Add Files: all TE Files start with te\_\*
  - Si5345 Configuration
  - OTG+PCIe Reset over MIO
  - I2C MUX for EEPROM MAC

### zynqmp\_pmufw

Xilinx default PMU firmware.

### hello\_te0818

Hello TE0818 is a Xilinx Hello World example as endless loop instead of one console output.

### u-boot

U-Boot.elf is generated with PetaLinux. Vitis is used to generate Boot.bin.

## Software Design - PetaLinux

---

For PetaLinux installation and project creation, follow instructions from:

- [PetaLinux KICKstart](#)

## Config

Start with **petalinux-config** or **petalinux-config --get-hw-description**

Changes:

- select SD default instead of eMMC:
  - CONFIG\_SUBSYSTEM\_PRIMARY\_SD\_PSU\_SD\_1\_SELECT=y
- add new flash partition for bootscr and sizing
  - CONFIG\_SUBSYSTEM\_FLASH\_PSU\_QSPI\_0\_BANKLESS\_PART0\_SIZE=0xA00000

- CONFIG\_SUBSYSTEM\_FLASH\_PSU\_QSPI\_0\_BANKLESS\_PART1\_SIZE=0x2000000
  - CONFIG\_SUBSYSTEM\_FLASH\_PSU\_QSPI\_0\_BANKLESS\_PART2\_SIZE=0x40000
  - CONFIG\_SUBSYSTEM\_FLASH\_PSU\_QSPI\_0\_BANKLESS\_PART3\_NAME="bootscr"
  - CONFIG\_SUBSYSTEM\_FLASH\_PSU\_QSPI\_0\_BANKLESS\_PART3\_SIZE=0x80000
- Identification
  - CONFIG\_SUBSYSTEM\_HOSTNAME="Trenz"
  - CONFIG\_SUBSYSTEM\_PRODUCT="TE0818\_TEBF0818"

## U-Boot

Start with **petalinux-config -c u-boot**

Changes:

- MAC from eeprom together with uboot and device tree settings:
  - CONFIG\_ENV\_OVERWRITE=y
  - CONFIG\_NET\_RANDOM\_ETHADDR is not set
- Boot Modes:
  - CONFIG\_QSPI\_BOOT=y
  - CONFIG\_SD\_BOOT=y
  - CONFIG\_ENV\_IS\_IN\_FAT is not set
  - CONFIG\_ENV\_IS\_IN\_NAND is not set
  - CONFIG\_ENV\_IS\_IN\_SPI\_FLASH is not set
  - CONFIG\_SYS\_REDUNDAND\_ENVIRONMENT is not set
  - CONFIG\_BOOT\_SCRIPT\_OFFSET=0x2A40000
- Identification
  - CONFIG\_IDENT\_STRING=" TE0818\_TEBF0818"

Change platform-top.h:

```
#no changes
```

## Device Tree

**project-spec\meta-user\recipes-bsp\device-tree\files\system-user.dtsi**

```
/include/ "system-conf.dtsi"

/*----- gtr -----*/

//https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18841716
//Zynq+Ultrascale+MPSOC+Linux+SIOU+driver
/ {
    refclk3:psgtr_dp_clock {
        compatible = "fixed-clock";
        #clock-cells = <0x00>;
        clock-frequency = <27000000>;
    };

    refclk2:psgtr_pcie_usb_clock {
        compatible = "fixed-clock";
        #clock-cells = <0x00>;
        clock-frequency = <100000000>;
    };
};
```



```

refclk1:psgtr_sata_clock {
    compatible = "fixed-clock";
    #clock-cells = <0x00>;
    clock-frequency = <150000000>;
};

//refclk0:psgtr_unused_clock {
//    compatible = "fixed-clock";
//    #clock-cells = <0x00>;
//    clock-frequency = <100000000>;
//};
};

&psgtr {
    clocks = <&refclk1 &refclk2 &refclk3>;
    /* ref clk instances used per lane */
    clock-names = "ref1\0ref2\0ref3";
};

/*----- SD -----*/
&sdhci0 {
    // disable-wp;
    no-1-8-v;
};

&sdhci1 {
    // disable-wp;
    no-1-8-v;
};

/*----- USB -----*/
&dwc3_0 {
    status = "okay";
    dr_mode = "host";
    snps,usb3_lpm_capable;
    snps,dis_u3_susphy_quirk;
    snps,dis_u2_susphy_quirk;
    phy-names = "usb2-phy","usb3-phy";
    maximum-speed = "super-speed";
};

/*----- ETH PHY -----*/
&gem3 {
    /delete-property/ local-mac-address;
    phy-handle = <&phy0>;

    nvmem-cells = <00_addr>;
    nvmem-cell-names = "mac-address";

    phy0: phy0@1 {
        device_type = "ethernet-phy";
        reg = <1>;
    };
};

```

```

/*----- SATA PHY -----*/
&sata {

    ceva,p0-burst-params = <0x13084a06>;
    ceva,p0-cominit-params = <0x18401828>;
    ceva,p0-comwake-params = <0x614080e>;
    ceva,p0-retry-params = <0x96a43ffc>;
    ceva,p1-burst-params = <0x13084a06>;
    ceva,p1-cominit-params = <0x18401828>;
    ceva,p1-comwake-params = <0x614080e>;
    ceva,p1-retry-params = <0x96a43ffc>;

};

/*----- QSPI -----*/
&qspi {
    #address-cells = <1>;
    #size-cells = <0>;
    status = "okay";
    flash0: flash@0 {
        compatible = "jedec,spi-nor";
        reg = <0x0>;
        #address-cells = <1>;
        #size-cells = <1>;

        spi-rx-bus-width = <4>;
        spi-tx-bus-width = <4>;
        spi-max-frequency = <90000000>;
    };
};

/*----- I2C -----*/
&i2c0 {
    i2cswitch@73 { // u
        compatible = "nxp,pca9548";
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <0x73>;
        i2c-mux-idle-disconnect;
        i2c@0 { // MCLK TEBF0818 SI5338A, 570FBB000290DG_unassembled
            reg = <0>;
        };
        i2c@1 { // SFP TEBF0818 PCF8574DWR
            reg = <1>;
        };
        i2c@2 { // PCIE
            reg = <2>;
        };
        i2c@3 { // SFP1 TEBF0818
            reg = <3>;
        };
        i2c@4 { // SFP2 TEBF0818
            reg = <4>;
        };
        i2c@5 { // TEBF0818 EEPROM
            reg = <5>;
            eeprom: eeprom@50 {
                compatible = "microchip,24aa025", "atmel,24c02";
                reg = <0x50>;
            };
        };
    };
};

```



- # CONFIG\_CPU\_FREQ is not set
- Support PCIe memory card
  - CONFIG\_NVME\_CORE=y
  - CONFIG\_BLK\_DEV\_NVME=y
  - # CONFIG\_NVME\_MULTIPATH is not set
  - # CONFIG\_NVME\_VERBOSE\_ERRORS is not set
  - # CONFIG\_NVME\_HWMON is not set
  - # CONFIG\_NVME\_AUTH is not set
  - CONFIG\_NVME\_TARGET=y
  - # CONFIG\_NVME\_TARGET\_PASSTHRU is not set
  - # CONFIG\_NVME\_TARGET\_LOOP is not set
  - # CONFIG\_NVME\_TARGET\_FC is not set
  - # CONFIG\_NVME\_TARGET\_TCP is not set
  - # CONFIG\_NVME\_TARGET\_AUTH is not set
  - CONFIG\_SATA\_AHCI=y
  - CONFIG\_SATA\_MOBILE\_LPM\_POLICY=0

## Rootfs

Start with **petalinux-config -c rootfs**

Changes:

- For web server app:
  - CONFIG\_busybox-httpd=y
- For additional test tools only:
  - CONFIG\_i2c-tools=y
  - CONFIG\_packagegroup-petalinux-utils=y (util-linux,cpufrequtils,bridge-utils,mtd-utils,usbutils,pciutils,canutils,i2c-tools,smartmontools,e2fsprogs)
- For auto login:
  - CONFIG\_imagefeature-serial-autologin-root=y

## FSBL patch (alternative for vitis fsbl trenz patch)

See "<project folder>\os\petalinux\project-spec\meta-user\recipes-bsp\embeddedsw"



te\_\* files are identical to files in "<project folder>\sw\_lib\sw\_apps\zynqmp\_fsb\src" except for the PLL files (SI5345) which depend on PLL revision. The PLL files may have to be copied again manually into the appropriate petalinux folder "<project folder>\os\petalinux\project-spec\meta-user\recipes-bsp\embeddedsw\fsbl-firmware\git\lib\sw\_apps\zynqmp\_fsb\src"

## Applications

See "<project folder>\os\petalinux\project-spec\meta-user\recipes-apps"

### startup

Script App to load init.sh from SD Card if available.

### webfwu

Webserver application suitable for ZynqMP access. Need busybox-httpd

## Additional Software

## SI5345

File location "<project folder>\misc\PLL\SI5345\_\*\SI5345-\*.slabtimeproj"

General documentation how you work with this project will be available on [SI5345](#)



SI5345A-B-GM is no longer supported by the latest Skyworks Clockbuilder Pro software.

## App. A: Change History and Legal Notices

### Document Change History

To get content of older revision go to "Change History" of this page and select older document revision number.

Date	Document Revision	Authors	Description
<div>Error rendering macro 'page-info'</div> <div>Ambiguous method overload ing for method jdk. proxy24 1.\$Proxy 3496#hasContentLevelPermission</div>	<div>Error rendering macro 'page-info'</div> <div>Ambiguous method overload ing for method jdk. proxy24 1.\$Proxy 3496#hasContentLevelPermission</div>	<div>Error rendering macro 'page-info'</div> <div>Ambiguous method overload ing for method jdk. proxy24 1.\$Proxy 3496#hasContentLevelPermission</div>	<ul style="list-style-type: none"><li>new assembly variants</li></ul>

.  
Cannot  
resolve  
which  
method  
to  
invoke  
for [null,  
class  
java.  
lang.  
String,  
class  
com.  
atlassian  
.confluen  
ce.  
pages.  
Page]  
due to  
overlapp  
ing  
prototyp  
es  
between  
:  
[interfac  
e com.  
atlassian  
.confluen  
ce.user.  
Conflue  
nceUser  
, class  
java.  
lang.  
String,

.  
Cannot  
resolve  
which  
method  
to  
invoke  
for [null,  
class  
java.  
lang.  
String,  
class  
com.  
atlassian  
.confluen  
ce.  
pages.  
Page]  
due to  
overlapp  
ing  
prototyp  
es  
between  
:  
[interfac  
e com.  
atlassian  
.confluen  
ce.user.  
Conflue  
nceUser  
, class  
java.  
lang.  
String,

.  
Cannot  
resolve  
which  
method  
to  
invoke  
for [null,  
class  
java.  
lang.  
String,  
class  
com.  
atlassian  
.confluen  
ce.  
pages.  
Page]  
due to  
overlapp  
ing  
prototyp  
es  
between  
:  
[interfac  
e com.  
atlassian  
.confluen  
ce.user.  
Conflue  
nceUser  
, class  
java.  
lang.  
String,

class com. atlassian . confluen ce.core. Content EntityOb ject] [interfac e com. atlassian .user. User, class java. lang. String, class com. atlassian . confluen ce.core. Content EntityOb ject]	class com. atlassian . confluen ce.core. Content EntityOb ject] [interfac e com. atlassian .user. User, class java. lang. String, class com. atlassian . confluen ce.core. Content EntityOb ject]	class com. atlassian . confluen ce.core. Content EntityOb ject] [interfac e com. atlassian .user. User, class java. lang. String, class com. atlassian . confluen ce.core. Content EntityOb ject]	
2023-12-18	v.22	Thomas Friedrich	<ul style="list-style-type: none"> <li>• 2023.2 release</li> <li>• new assembly variants</li> </ul>
2023-06-21	v.16	Manuela Strücker	<ul style="list-style-type: none"> <li>• 2022.2 release</li> <li>• new assembly variants</li> </ul>
2023-04-13	v.14	Manuela Strücker	<ul style="list-style-type: none"> <li>• new assembly variants</li> </ul>

2022-11-21	v.11	Manuela Strücker	<ul style="list-style-type: none"> <li>• update board part files compatible to Vivado 2021.2.1</li> </ul>
2022-09-06	v.9	Manuela Strücker	<ul style="list-style-type: none"> <li>• new assembly variant</li> </ul>
2022-03-10	v.6	Manuela Strücker	<ul style="list-style-type: none"> <li>• update chapter QSPI-Boot mode</li> <li>• update chapter Usage</li> <li>• update SI5345</li> </ul>
2022-02-24	v.3	Manuela Strücker	<ul style="list-style-type: none"> <li>• bugfix (read MAC from EEPROM)</li> </ul>
2022-02-03	v.2	John Hartfiel	<ul style="list-style-type: none"> <li>• initial release</li> </ul>
--	all	<div> <div> Error renderi ng macro 'page- info' </div> <div> Ambiguo us method overload ing for method jdk. proxy24 1.\$Proxy 3496#ha sConten tLevelPe rmission . Cannot resolve </div> </div>	--



which  
method  
to  
invoke  
for [null,  
class  
java.  
lang.  
String,  
class  
com.  
atlassian  
.  
confluen  
ce.  
pages.  
Page]  
due to  
overlapp  
ing  
prototyp  
es  
between  
:  
[interfac  
e com.  
atlassian  
.  
confluen  
ce.user.  
Conflue  
nceUser  
, class  
java.  
lang.  
String,  
class  
com.  
atlassian

		. confluen ce.core. Content EntityOb ject] [interfac e com. atlassian .user. User, class java. lang. String, class com. atlassian . confluen ce.core. Content EntityOb ject]	
--	--	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	--

Document change history.

## Legal Notices

## Data Privacy

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

## Document Warranty

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

## Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

## Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

## Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

## Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

## REACH, RoHS and WEEE

### REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH](#). The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no [SVHC \(Substances of Very High Concern\) on the Candidate List](#) are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the [European Chemicals Agency \(ECHA\)](#).

### RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

### WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

#### **Error rendering macro 'page-info'**

Ambiguous method overloading for method jdk.

proxy241.\$Proxy3496#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user.ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]