TE0807 StarterKit Vitis Al Tutorial

| Over | view of cont | ents | | | | | |
|--|--|--|---|--|---|---|-----|
| This tutoria platfom an example (F | al guides you d then shows ResNet50), ey ° 1.2 Req repare Develo | from inital how to im Features juirements opment En | Starterkit refe | rence desi un basic V | gn for TE08 ADD examp | 07 SoM to custom extensible viti ole and Vitis-AI 2.0 dpu_trd | S |
| Key F | | SI Machin | е | | | | |
| • • | = 2.2 Liiu ■ | 2.2.1 Set | | | | | |
| • v | itis AI 2.0 | 2.2.3 Inst | tall OpenCL C | hinal in Ubi lient Driver | untu S | | |
| • V | itiscustor | stensible ta | lattorm | | | | |
| • v • R | esNet50 on E | · 2.3.1 Vitis DPU ● | s 2021.2 2 3 1 1 Downl | oad Vitis | | | |
| | | • | 2.3.1.2 Install | Vitis | | | |
| | | • | 2.3.1.3 Install | y2k22_pat | ch-1.2 to Vi | tis | |
| Requi | iremen | ts • 2.3.2 Put | 2.3.1.4 Install ty | License Su | upporting Vi | vado | |
| | - | 2.3.3 Pet | alinux 2021.2 | | | | |
| Туре | Name | : | 2. Statsionown | oad Petalir | UXNote | | |
| НW | te0807 Modu | ule • | 2.3.3.3 Install | Petalinux | | | |
| • 3 Pr | repare Refere | ence Desig | n for Extensib | le Custom | Platform | | |
| пуу | IEBS. UPUPU | ateWivado | Project for E | xtensible P | latform | | |
| Diverse | USB, Power. | | 3.1.1.1 Fast T | rack | o <mark>u</mark> n | | |
| Cable | | • | 3.1.1.2 Manua | al Track | | | |
| Virtual | Oracle, VM | lase102 Val | idate Design | | optional | | |
| Maschine | MS WSL ■ | 3.1.3 Cor | mpile Created | HW and C | ustom SW \ | with Trenz Scripts | |
| OS | Linux 3.2 Build | ding Platfo | Xilinx Support | d OS | running on | VM or native | |
| Referenc e Design | TE0807-Star vivado_2021 | te3rat 1 Cor .2:2:2 Cus 3.2.3 Ena 3.2.4 Ena 3.2.5 Dis 3.2.6 Ado 3.2.7 Let 3.2.8 Bui | bonu a local fight strating v Rado l able OpenSSH able Package able CPU IDL d EXT4 rootfs Linux Use EX Id PetaLinux II | her Gefault 2021S2/stem I and Disat Manageme E in Kernel Support T4 rootfs I mage | Traterial vial , Kernel, Do le Droptbea nt build_ Config ^o uring Boot | Vereafed and Veste E wansible Platf evice Tree and U-boot 07-StarterKit-vivado_2021.2- 18_20221017093227.zip module 52: TE0807-03-7DE21-A device: xczu7ev-fbvb900-1-e DDR4 :4GB | orm |
| SW | Vitis | 3.2.9 Cre | 202 Potalinux | SDK | | | |
| SW | Vivado | 3.2.10 Co 3.2.11 Cr 3.2.12 G | realed Extensib eneration of S | le Platform | Alivade pate design pack | ch to 2021.2.1 is required by reference kage build 18 or higher | ce |
| SW D | ° 3.3 Gen Petalinux | eration of | Extensible Pla | atform for V | itis | | |
| SW | Prim4.1 Test | ៖ t 1: Read F | Platform Info | | | | _ |
| 5 | • 4.2 Test | t 2: Run Ve | ector Addition | Example | 1.0. 0.00 | | _ |
| керо | Vitis-AI | 4.2.1 Rur | n Compiled Ex | ample App | licensingithu | Ib.com/XIIInx/Vitis-Al/tree/2.0 | |
| | ° 4.3 T es ∎ | 4.3.1 Cre | ate and Build | Vitis Desig | n | | |
| | | • | 4.3.1.1 Add V | itis-Al Repo | ository to Vit | tis | |
| | | • | 4.3.1.2 Create | a Vitis-Al | Design for o | our te0807_52_240 custom platfo | orm |
| Prepa | are Dev | velop | 4.3.1.3 Config 13 C1 Vod 4.3.1.5 Build I 4.3.1.6 Run D | ure connec 和 父样の DPU_TRD PU_TRD c | ption of DPL ptpace pt application on Board | J kernels pendencies into SD Card | |
| Virtu | • 6.1 Doc | nts UNS ry a sument Cha | ange History | ces | | | |

On Win10 Pro PC, you can use:

- Oracle VirtualBox 6.1 https://www.virtualbox.org/
- VMware Workstation 16 Player
- https://www.vmware.com/products/workstation-player/workstation-player-evaluation.html Microsoft WSL. See Trenz installation guide for WSL
- https://wiki.trenz-electronic.de/display/PD/Xilinx+Tools+and+Win10+WSL

 The presented extendible platform has been created on: Windows 10 Pro, ver. 21H2 OS build 19044.1889, VMware Workstation 16 Player (Version 16.2.4 build-20089737), Ubuntu 20.04 LTS Desktop 64-bit PC (AMD64) https://linuxconfig.org/Ubuntu-20-04-download

Vitis/Vivado 2021.2 and creation of the extendible platform from ZIP archive has been also tested on: Windows 11 Pro PC (upgrade from Windows 10 Pro, ver. 21H2 OS build 19044.1889) VMware Workstation 16 Player (Version 16.2.4 build-20089737), Ubuntu 20.04 LTS Desktop 64-bit PC (AMD64). https://linuxconfig.org/Ubuntu-20-04-download

Linux OS

Only supported OS are selected Linux distributions. You will need either native or virtual PC with Linux distribution.

Create new VM with Linux OS supported by Vitis 2021.2 tools.

Use English as OS language for your Linux System. Keyboard language can be any language. Other languages may cause errors in PetaLinux build process.

Set Language

In Ubuntu 20.04, open terminal and type command:

\$ locale

Language is OK, if the command response starts with:

LANG=en_US.UTF-8

Set Bash as Terminal in Ubuntu

In Ubuntu, set bash as terminal.

\$ sudo dpkg-reconfigure dash shell

select: no

Use of bash shell is required by Xilinx tools.

A The Ubuntu 20.04 LTS terminal (selected as default installation) is dash.

Install OpenCL Client Drivers

On Ubuntu, install OpenCL Installable Client Driver Loader by executing:

```
$ sudo apt-get install ocl-icd-libopencl1
$ sudo apt-get install opencl-headers
$ sudo apt-get install ocl-icd-opencl-dev
```

Software Installation

Vitis 2021.2

Download Vitis

Download the Vitis Tools installer from the link below https://www.xilinx.com/support/download.html

Install Vitis

If Vitis 2021.2 is not installed, follow installation steps described in:

https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Vitis-Software-Platform-Installation

After a successful installation of the Vitis 2021.2 and Vivado 2021.2 in /tools directory, a confirmation message is displayed, with a prompt to run the installLibs.sh script.

Script location: /tools/Vitis/2021.2/scripts/installLibs.sh

In Ubuntu terminal, change directory to /tools/Vitis/2021.2/script and run the script using sudo privileges:

\$ sudo installLibs.sh

The command installs a number of necessary packages for the Vitis 2021.2 tools based on the actual OS version of your Ubuntu system.

Install y2k22_patch-1.2 to Vitis

If not applied before, apply the Xilinx y2k22_patch-1.2 to Vitis 2021.2 https://support.xilinx.com/s/article /76960?language=en_US

Install License Supporting Vivado

In Ubuntu terminal, source paths to Vivado tools by executing

\$ source /tools/Xilinx/Vitis/2021.2/settings64.sh

Execute Vivado License Manager:

\$ vlm

From vlm, login to your Xilinx account by an www browser.

In www browser, specify Vitis 2021.2 license. Select Linux target.

Download xilinx license file and copy it into the directory of your choice. ~/License/vitis_2021_2/Xilinx.lic

In vlm, select Load License -> Copy License

Putty

The putty terminal can be used for Ethernet connected terminal. Putty supports keyboard, mouse and forwarding of X11 for Zynq Ultrascale+ applications designed for X11 desktop GUI.

In Ubuntu terminal, execute:

\$ sudo apt install putty

To test the installation, execute putty application from Ubuntu terminal by:

\$ putty &

Exit from putty.

Petalinux 2021.2

Download Petalinux

Download the PetaLinux Tools installer from the link below https://www.xilinx.com/support/download /index.html/content/xilinx/en/downloadNav/embedded-design-tools.html

Install Required Libraries

Install Petalinux 2021.2. Follow guideline described in: https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart#PetaLinuxKICKstart-PetaLinux2021.2

Before PetaLinux installation, check UG1144 chapter "PetaLinux Tools Installation Requirements" and install missing tool/libraries with help of script plnx-env-setup.sh attached to the Xilinx Answer Record 73296 - PetaLinux: How to install the required packages for the PetaLinux Build Host? https://www.xilinx.com/support/answers/73296.html

Use this page to download script: plnx-env-setup.sh

The script detects whether the Host OS is a Ubuntu, RHEL, or CentOS Linux distribution and then automatically installs all of the required packages for the PetaLinux Build Host.

The script requires root privileges. The script does not install the PetaLinux Tools. Command to run the script:

\$ sudo ./plnx-env-setup.sh

Perform update of your PetaLinux and additional installation libraries.

```
$ sudo apt-get update
$ sudo apt-get install iproute2 gawk python3 python build-essential gcc
git make net-tools libncurses5-dev tftpd zliblg-dev libssl-dev flex bison
libselinux1 gnupg wget git-core diffstat chrpath socat xterm autoconf
libtool tar unzip texinfo zliblg-dev gcc-multilib automake zliblg:i386
screen pax gzip cpio python3-pip python3-pexpect xz-utils debianutils
iputils-ping python3-git python3-jinja2 libegl1-mesa libsdl1.2-dev pylint3
-y
```

Install Petalinux

and follow the directions in the "Installing the PetaLinux Tool" section of (UG1144). https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_1/ug1144-petalinux-tools-reference-guide.pdf

To install petalinux do not start from shared folder, copy installer into your home directory.

\$ mkdir -p ~/petalinux/2021.2

Copy petalinux-v2021.2-final-installer.run into ~/petalinux/2021.2

```
$ ./petalinux-v2020.2-final-installer.run
```

Source environment

\$ source ~/petalinux/2021.2/settings.sh

Prepare Reference Design for Extensible Custom Platform

Update Vivado Project for Extensible Platform

Trenz Electronic Scripts allows posibility change some setup via enviroment variables, which
depends on the used OS and PC performace.

To improve performance on multicore CPU add global envirment on line 64: export TE_RUNNING_JOBS=10

to /etc/bash.bashrc or local to design_basic_settings.sh

For othervariables see also:

Project Delivery - Xilinx devices#EnvironmentVariables

In Ubuntu terminal, source paths to Vitis and Vivado tools by

\$ source /tools/Xilinx/Vitis/2021.2/settings64.sh

Download TE0807 StarterKit Linux Design file(see Reference Design download link on chapter Requirem ents) with pre-build files to

~/Downloads/TE0807-StarterKit-vivado_2021.2-build_18_20221017093227.zip

This TE0807 StarterKit ZIP file contains bring-up scripts for creation of Petalinux for range of modules in zipped directory named "StarterKit".

Unzip the file to directory: ~/work/te0807_52_240

All supported modules are identified in file: ~/work/te0807_52_240/StarterKit/board_files /TE0807_board_files.csv

We will select module 52 with name TE0807-03-7DE21-A, with device xczu7ev-fbvb900-1-e on TEBF0808 carrier board. We will use default clock 240 MHz. That is why we name the package te0807_52_240 and proposed to unzip the TE0807 StarterKit Linux Design files into the directory: ~/work/te0807_52_240

In Ubuntu terminal, change directory to the StarterKit directory:

\$ cd ~/work/te0807_52_240/StarterKit

Setup the StarterKit directory files for a Linux host machine. In Ubuntu terminal, execute:

```
$ chmod ugo+rwx ./console/base_sh/*.sh
$ chmod ugo+rwx ./_create_linux_setup.sh
$ ./_create_linux_setup.sh
```

Select option (0) to open Selection Guide and press Enter

| F | devel@ubuntu: ~/work/te0807_52_240/StarterKit | Q | | | | × |
|--|--|-------------------------|------------------------------|-------|------|----|
| INFO: [| Common 17-206] Exiting Vivado at Sun Oct scripts finished | 23 15 | :29:43 | 2022 | 2 | |
| devel@u Run I Use I | Change to design folder Design finished Duntu:-/work/te0807_52_240/starterkits / Set design paths Design with: _create Linux_setup.sh Design Path: /home/devel/work/te0807_52_2 | _crea | te_lir arter# | ux_se | tup. | sh |
| | create_linux_setup.cmd TE Reference Design | | | | | |
| (d) (x) (0) (1) (2) (3) (g) (a) | Go to Documentation (Web Documentation) Exit Batch (nothing is done!) Module selection guide, project creation Create minum setup of CMD-Files and ex (internal only) Dev Install Board Files from Xilinx Board St Start design with unsupported Vivado Ve | it Ba it Ba ore (| tch tch beta) (beta |) | | |
| Select | (ex.:'0' for module selection guide): | | | | | |

Select variant 52 from the selection guide, press enter and agree selection



Create Vivado Project with option 1



Vivado Project will be generated for the selected variant.

| Selection Guide automatically modified ./design_basic_settings.sh with correct variant, so other provided bash files to recreate or open Vivado project again can be used later also. |
|---|
| In case of using selection guide, variant can be selected also manually: |
| Select option (2) to create maximum setup of CMD-Files and exit the script (by typing any key). |
| It moves main design bash scripts to the top of the StarterKit directory. Set these files as executable, from the Ubuntu terminal: |
| \$ chmod ugo+rwx *.sh |
| In text editor, open file ~/work/te0807_52_240/StarterKit/design_basic_settings.sh |
| On line 63, change export PARTNUMBER=LAST_ID to |
| export PARTNUMBER=52 |
| To improve performance on multicore CPU add on line 64: export TE_RUNNING_JOBS=10 |
| Vivado will be utilizing up to 10 parallel logical processor cores with this setup instead of the default of 2 parallel logical processor cores. |
| This modification will guide the Trenz TE0807 StarterKit Linux Design scripts to generate Vivado HW for the module 52 with name TE0807-03-7DE21-A , with device xczu7ev-fbvb900- 1-e on TEBF0808 carrier board. |
| In Ubuntu terminal, change directory to -/work/te0807_52_240/StarterKit |
| The Vivado will be opened and Trenz Electronic HW project for the TE0807 StarterKit Linux Design, part 52 will be generated by running this script: |
| <pre>\$./vivado_create_project_guimode.sh</pre> |
| |

The Vivado will be opened and Trenz Electronic HW project for the TE0807 StarterKit Linux Design, part 52 will be generated.



In Vivado window Sources, click on zusys_wrapper and next on zusys.bd to open the HW diagram in IP integrator:

| No. 1 - 4 13 (2) | · 5 |
|--|--|
| Addda A illiado • 0023 1538 • | A @ 0 + |
| StarterOL: 1/SecterOle 2/SecterOleverk/Jec007_12_200/filesterOl/violds/StarterOL/violds/Starte | |
| Die Beit Firm Deck Reports Weeken Lagent Verw Beite Glüchschatten | Ready |
| A 1 4 4 5 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 | III Default Leptor 🗠 |
| The Margader 2 + + = BLOCK BESSH - 2017 | 2 × |
| v PROJECT HARAGER Surray Danker v Simula Based 0 0.0.0. | 2.0.0 |
| | |
| | |
| Language Templater > C Doemai Interfeces | |
| P Galage Su Profess Connectors Su Profess Connectors Su Profess Connectors | |
| A Description of the age of the set of the s | |
| Control Book Design >= Proc. p | |
| Care Back Design | |
| Security Book Design 1 + Weighter Mill Minut (Participant) (1) | |
| | |
| v SALATON Searce File Properties ? _ D D X | 100000.0 |
| An Emilatory A pays hit or to 0 | and the second s |
| v 83, AALOSS R Debled | |
| > teen tiaboated twops Lacaton floreadewelve/htector_st_peostatewer hereit Velle Aut | a state of the second se |
| Tan Box beings - | |
| · INPERI | WHEN DOT NO. |
| P Ad Sylfiest | |
| Til Consele x Hessages Leg Reperts Conjections | ? _ D D |
| v promission Q 2 0 II D II 2 | |
| Kun inglementation Adding compared instance block - strike one is obtime 1.0 - strike in | |
| Cpan hypermential Design Addag composed defines that - is and offer a field as a fie | |
| Addag composed, and and a status area (a status area (a status)) Addag composed, and and a status area (a status) area (a status) | |
| Preside and setting on the setting of the sett | |
| Computer Manager Mana | |
| Adding composets and and the second static and a structure of second structure of a second structure of the secon | |
| A second on rate and on the second residue of the second sec | 5 |
| C C C C C C C C C C C C C C C C C C C | 5 |
| | |
| | . 25 |
| | Ch A of B TARDEL |

It is possible to display diagram in separate window by clicking on float icon in upper right corner of the diagram.



Zynq Ultrascale+ block is configured for the Trenz TE0807 StarterKit Linux Design on the TEBF0808 carrier board.

This is starting point for the standard PetaLinux system supported by Trenz with steps for generation of the PetaLinux system. Parameters of this system and compilation steps are described on Trenz Wiki pages:

https://wiki.trenz-electronic.de/display/PD/TE0807+StarterKit

Follow steps described in these wiki pages if you would like to create fixed, not extensible Vitis platform.

The Extensible Vitis platform generation steps are described in next paragraphs.

Create Extensible Vitis platform

To implement hardware this tutorial offers two alternatives: Fast Track or Manual Track:

- Choose Fast Track to use TCL script to do the same modifications as in manual track case automatically,
- Select Manual Track path if you want to see all required hardware modifications required for custom platform.

Fast Track

Block Design of the Vivado project must be opened for this step. Copy following TCL Code to the TCL comand console of Vivado:

TCL Script to prepare Extensible Vitits Platform

#activate extensible platform set_property platform.extensible true [current_project] save bd design #set_property PFM_NAME "xilinx:te0808_15eg_1e_TEBF0808:zusys:0.0" [get files zusys.bd] set_property PFM_NAME [string map {part0 zusys} [string map {trenz.biz trenz} [current_board_part]]] [get_files zusys.bd] set_property platform.design_intent.embedded {true} [current_project] set_property platform.design_intent.datacenter {false} [current_project] set_property platform.design_intent.server_managed {false} [current project] set_property platform.design_intent.external_host {false} [current_project] set_property platform.default_output_type {sd_card} [current_project] set_property platform.uses_pr {false} [current_project] save_bd_design #set_property pfm_name {xilinx:te0808_15eg_1e_TEBF0808:zusys:0.0} [get_files -all {zusys.bd}] #set_property platform.name {zusys} [current_project] #add clocking wizard startgroup create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 endgroup #clocking wizard config set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {400.000} CONFIG. CLKOUT4_REQUESTED_OUT_FREQ {240.000} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG. MMCM_CLKOUT1_DIVIDE {6} CONFIG.MMCM_CLKOUT2_DIVIDE {3} CONFIG. MMCM_CLKOUT3_DIVIDE {5} CONFIG.NUM_OUT_CLKS {4} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT2_JITTER {102.086} CONFIG.CLKOUT2_PHASE_ERROR {87.180} CONFIG. CLKOUT3_JITTER {90.074} CONFIG.CLKOUT3_PHASE_ERROR {87.180} CONFIG. CLKOUT4_JITTER {98.767} CONFIG.CLKOUT4_PHASE_ERROR {87.180}] [get_bd_cells clk_wiz_0] #connect clocking wizard inputs connect_bd_net [get_bd_pins clk_wiz_0/resetn] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0] connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] #add reset cores startgroup create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1 create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc sys reset 2 create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc sys reset 3 create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_4 endaroup #connect reset cores connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_1/slowest_sync_clk] connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins proc_sys_reset_2/slowest_sync_clk]

connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins proc_sys_reset_3/slowest_sync_clk] connect_bd_net [get_bd_pins clk_wiz_0/clk_out4] [get_bd_pins proc_sys_reset_4/slowest_sync_clk] connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_1 /dcm locked] connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_2 /dcm_locked] connect_bd_net [get_bd_pins proc_sys_reset_3/dcm_locked] [get_bd_pins clk wiz 0/locked] connect_bd_net [get_bd_pins proc_sys_reset_4/dcm_locked] [get_bd_pins clk wiz 0/locked] connect_bd_net [get_bd_pins proc_sys_reset_1/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0] connect_bd_net [get_bd_pins proc_sys_reset_2/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0] connect_bd_net [get_bd_pins proc_sys_reset_3/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0] connect_bd_net [get_bd_pins proc_sys_reset_4/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0] # add clocks to platform set_property PFM.CLOCK {clk_out1 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "100000000"} clk_out2 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed" freq_hz "200000000"} clk_out3 {id "3" is_default "false" proc_sys_reset " /proc_sys_reset_3" status "fixed" freq_hz "400000000"} clk_out4 {id "4" is_default "true" proc_sys_reset "/proc_sys_reset_4" status "fixed" freq_hz "240000000"}} [get_bd_cells /clk_wiz_0] # prepare LPD interface for 240MHz for interrupt controller disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk1 [get_bd_pins zynq_ultra_ps_e_0 /maxihpm0_lpd_aclk] connect_bd_net [get_bd_pins clk_wiz_0/clk_out4] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_lpd_aclk] #add interrupt core startgroup create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0 endgroup #config interrupt core set_property -dict [list CONFIG.C_KIND_OF_INTR.VALUE_SRC USER] [get_bd_cells axi_intc_0] set_property -dict [list CONFIG.C_KIND_OF_INTR {0x00000000} CONFIG. C_IRQ_CONNECTION {1}] [get_bd_cells axi_intc_0] #connect interrupt core connect_bd_net [get_bd_pins axi_intc_0/s_axi_aclk] [get_bd_pins clk_wiz_0 /clk out4] connect_bd_net [get_bd_pins axi_intc_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_4/peripheral_aresetn] startgroup create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 endgroup set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi interconnect 0] connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins clk_wiz_0 /clk out4]

connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins proc_sys_reset_4/peripheral_aresetn] connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_4/interconnect_aresetn] connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins proc_sys_reset_4/interconnect_aresetn] connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins clk wiz 0/clk out4] connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins clk_wiz_0/clk_out4] connect_bd_intf_net [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_LPD] boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_intc_0/s_axi] #rename interconnect set_property name ps8_0_axi_periph [get_bd_cells axi_interconnect_0] #add zynqUS interrupt inputs and connect intr IP core startgroup set_property -dict [list CONFIG.PSU_USE_IRQ0 {1}] [get_bd_cells zynq_ultra_ps_e_0] endgroup connect_bd_net [get_bd_pins axi_intc_0/irq] [get_bd_pins zynq_ultra_ps_e_0 /pl_ps_irq0] # add interrputs to platform set_property PFM.IRQ {intr { id 0 range 32 }} [get_bd_cells /axi_intc_0] # add axi buses to platform set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "GP0" memory "" is_range "false"} M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "GP1" memory "" is_range "false" } S_AXI_HPC0_FPD {memport "S_AXI_HP" sptag "HPC0" memory "" is_range "false"} S_AXI_HPC1_FPD {memport "S_AXI_HP" sptag "HPC1" memory "" is_range "false" } S_AXI_HP0_FPD {memport "S_AXI_HP" sptag "HP0" memory "" is_range "false"} S_AXI_HP1_FPD {memport "S_AXI_HP" sptag "HP1" memory "" is_range "false"} S_AXI_HP2_FPD {memport "S_AXI_HP" sptag "HP2" memory "" is_range "false"} S_AXI_HP3_FPD {memport "S_AXI_HP" sptag "HP3" memory "" is_range "false"}} [get_bd_cells /zynq_ultra_ps_e_0] #add interconnect ports to platform set_property PFM.AXI_PORT {M01_AXI {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M02_AXI {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M03_AXI {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M04_AXI {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M05_AXI {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M06_AXI {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M07_AXI {memport "M_AXI_GP" sptag "" memory "" is_range "false"}} [get_bd_cells /ps8_0_axi_periph] # add addresses to unmapped peripherals assign_bd_address #save save_bd_design #save project XPR name global proj xpr set proj_xpr [current_project] append proj_xpr .xpr

```
#close project
close_project
# reopen project
open_project $proj_xpr
# open block design
open_bd_design [current_project].srcs/sources_1/bd/zusys/zusys.bd
#validate
#validate
#validate_bd_design
```

This script modifies the Initial platform Block design into the Extensible platform Block design and also defines define Platform Setup configuration.

In Vivado, open the design explorer and Platform description.

The fast track result is identical to the manually performed modifications described in next sections. In Vivado, save block design by clicking on icon "**Save Block Design**".

| 2 (2) (30, 201) (1) (2) (2) (4) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2 | - 0 |
|--|------------------|
| Ren + 11 - 42 13 13 | ~ |
| Achilden A visado OR 23 1972 | A @ 0 · |
| Cigran Cigran | 7 _ D P 3 |
| Q Q 22 X Q Q Ξ 4 + N F 8 A C 2 Ebititives v | 0 |
| Important TEMV000 CPUD todata to REMVT is readed to use this IGEND definition? | |
| | |
| | |
| | |
| | n |
| Convertiend Conver | |
| | |
| | |
| | |
| 22 | |
| Concern In | |
| | |
| Charlenge and Charlenge and Cha | |
| Processor Tepton Anal | |
| her (A) and (| |
| Market And | |
| an large data and a second sec | |
| | |
| | |
| | |
| Accurate UnsSCALE* Come Academic Academics | |
| AND | |
| Type Challenge Wild | |
| | |
| PECONOM 1 1000 | |
| | |
| | |
| | |
| | |
| | |
| The second | |
| | |
| | 0 U.M. 0 10 - NU |
| | Ca . Evenue |

Continue the design path with Validate Design.

Manual Track

In Vivado project, click in Flow Navigator on Settings. In opened Settings window, select General in Project Settings, select Project is an extensible Vitis platform. Click on OK.

| in A vieto - | | | 0(23 1540 • | A • 0 |
|---|--|-----------------------------|--|---|
| | | Material - Manual | developeris/tectory 12 200703a/ter001/visada/Uniter01.au/1 / Visada 2021.3.1 | |
| the late law law have a | inter land line h | Contract Avenue | | Test. |
| BHAADBX | | S & X | | III Oxfanit Launut |
| How Manipater 3 4 7 - | BLOCK BESIGN - 2.175 | | faillean . | |
| · PROJECT PARABOLE | Annual Annual | | | |
| O Settings | 0.7.14 | | General | 1.0 |
| Add Services | 4 * 9 | Project bettings | Specify-values for sarinos satirings used throughout the design flow. | 244 V |
| Language Templaties | A G. Paternal Interfected | Ceneral | | |
| O P Catalog | > to interface Canneds | tisbootton | Nate: 1545w00 | transfer 1 |
| | 2 5 7961 | Dysthesis | Ensect device TVPFF PCR PEVEX REVEX. 0cts/her/bid908-L4E | |
| V P BUILGAATOR |) + art, he, auto, 31 | implementation | Terrort Incountry Vertil | Busine states |
| Create Block Design | 2 8 1010 | BEISNAN | for the second s | A ALL ALL ALL ALL ALL ALL ALL ALL ALL A |
| Open Week Design | > # SCORDAR_D THE | Tool Ballbar | The match same in the same of the | 2.4 |
| Generate Block Design | > # vio_general IVID IS | Project | of the second se | |
| | And in the Property. | # Defails | Language Options | |
| he Smither | A Real M | > Usada thire forma file | ywiteg splace. writing person writing 2005. | 100000.0 |
| | v vale so | Distance | Suproduction - | - MARINA AND |
| • 83, 4540/55 | E snadied | 149 | loss mutt | |
| > Open triaborated Design | Locatory how | > Text Editor | | |
| | Type: Black | and Party Simulators | Pppett is an extensible vitia platform | |
| ~ UNPHUS | 4 | Selection Aulas | Myriate the andput products in , pro-structury structure | WHITE STREET |
| Run Synthesis | Centeral Properties | Sh0753.81 | | - |
| Open Synthesized Design | Tel Consele y Hes | > Undeges | | 2 - 5 |
| × 88 04911709 | 0 5 6 8 8 | > Mindow Swhavlor | | |
| Bio inclementation | Althe concret is | | | |
| Composition and and Description | Adding component St | | | |
| | ASILNE CORPORATE SE | | | |
| PRODUM and DEBUG | ASSENS CORPORATE SE | | | |
| E Generate Bratman | ASSENS CORPORATE SE | | | |
|) Open Hardware Hanager | Adding component of Adding component of | | | |
| | Adding concernant in Successfully, rand d | (2) | The second second second second | and bits |
| | 1 | | | |
| | Tons a Tri consol hard | | | |
| | | | | |

IP Integrator of project set up as an extensible Vitis platform has an additional Platform Setup window.

Add multiple clocks and processor system reset IPs

In IP Integrator Diagram Window, right click, select **Add IP** and add **Clocking Wizard IP clk_wiz_0**. Double-click on the IP to Re-customize IP window. Select Output Clocks panel. Select four clocks with frequency 100, 200, 400 and 240 MHz.

100 MHz clock will serve as low speed clock.

200 MHz and 400 MHz clock will serve as clock for possible AI engine.

240 MHz clock will serve as the default extensible platform clock. By default, Vitis will compile HW IPs with this default clock.

Set reset type from the default Active High to Active Low.

| A Vivedo - | | | | | 0(123.1 | paa • | | | | | ^ |
|--|----------------------------|-------------|-----------------|---------------|-----------------------------|--------------------|----------|-----------|---------------|----------|-------------------|
| | | | | | | | | | | 0 | |
| Die Die Piew Deals P | Charlenne Manual (S. 41 | | | | | | | | | | |
| 9, 11 + + 0.15 | Chang Haire with | | | | | | | | | - P- | II Default Legend |
| Flow Mavigator | O boomertation is the | cabon | | | | | | | | | |
| · PROJECT PARABOLE | | | | | | | | | | | |
| U serveçe | # Symbol Resource | | Component Nam- | 18,952 | | | | | | | |
| Long Local Completion | C show deabled ports | | | | | | | | | | |
| Contraction (Contraction) | | | Clarking Option | 0.0454 | Gode Heron | lettings Summary | | | | | |
| + P CRAVY | | | S (6,0.1) | 0,0.0 | O 100.004 | C 100.00000 | 0.008 | 0 8.000 | 50.800 | 0.50 | |
| - P DITIGRATOR | | | S (6, 6, 2) | 04,0.42 | O 200.004 | C 200.00000 | 0.008 | 0 8.000 | 50.800 | 0 50 | |
| Greate Block Design | | | S (\$1.0.1) | (6,6,6) | O 400.001 | 0 400.00000 | 0.008 | 0 8.000 | 50.800 | 0 50 | |
| Open Block Delege | | | 8 dt.0.04 | 01,0.04 | © 243.000 | C 240.00000 | 0.008 | 0 8.000 | 50.800 | 0.50 | |
| Cenerale Book Design | | | C duests | 04,045 | L00.008 | | 0.008 | | 50.800 | 1.0 | |
| Diport Platform | | | | 01,0.05 | 100.004 | | 0.008 | | 50.800 | 144 | |
| · Canada da | | | | ck_ex7 | L00.008 | | 0.008 | | 50.000 | 144 | |
| No Smister | | (K. 1981) - | | | | | | | | | |
| | | | | | | | | | | | |
| R3, 4440/55 | resetn | all and a | | | | | | | | | |
| Open traborated twogn | = ck, in1 | CR_COLS - | Output G | ok Sequ | ence Number | | | | | | |
| | | CBC0004 - | | 1 | | | | | | | |
| In the Section | | locked - | | 1 | | | | | | 1.5 | |
| > Comparison the stand Decision | | | | 1 | | | | | | | 9 |
| | | | | 1 | | | | | | | |
| INFLEMENTATION | | | | | | | | | | | |
| In fur implementation | | | | 1 | | | | | | | |
| Open implemented besign | | | | | | | | | | | |
| N. TRADING MICH. COM. IN | | | | | | | | | | | |
| E) Camanata Bitatraam | | | Enable Option | al inputs (0 | wpais for PHON | PLL Facal Typ | - | Phase thi | B Hade | _ | |
| Course and the second se | | | 2 mil | D power, do | Instate | Carl | AND REAL | nie Own | APONI R LITER | CI - 114 | webs charge |
| | | | | | | | | | | | |
| | | | | | | | | | - | | |
| | | | | | | | | | OK . | Carcal | |

Clik on OK to close the Re-customize IP window.

Connect input **resetn** of **clk_wiz_0** with **output pl_resetn0** of **zynq_ultra_ps_e_0**. Connect input **clk_in1** of **clk_wiz_0** with output **pl_clk0** of **zynq_ultra_ps_e_0**.

| | | | | Re-customize IP | | | | | • | |
|--|--------------------------------|--|---|--|-------------------|---------------|-----------|--------------------------|--------|---------------|
| the Edit Flow Look | Gacking Waterd (5.8) | | | | | | | | - A | |
| N + + 0 B | | | | | | | | | | |
| on Mangalor | O Documentation (2) P Location | | | | | | | | | |
| Project Passault | | | | | | | | | _ | |
| Add Texaster | P hysical descurre | Component Nam | 0.00,81 | | | | | | | |
| Language Templates | Diver deabled ports | | | | | | | | | |
| O P Catalog | | Caloong Option | in oute | Goal MOTS | ettings Summary | | | | | |
| | | Superior | 01,0.01 | C/ 100.008 | Q/ 100.00000 | 0.008 | Q 1.080 | 50.000 | 0 50. | |
| P BUILGRATOR | | S (0,042 | 04,0,82 | 0 200.008 | 0 200.00000 | 0.008 | 0 8.000 | 50.000 | 0 50. | |
| Create Block besign | | Superu | 01,0.23 | O 400.008 | O 400.00000 | 0.008 | 0 1.000 | 50.000 | 0 50. | |
| Open Black Design | | S 10,044 | ck_0.04 | 0 243.000 | 0 243.00000 | 0.000 | 0 8.000 | 50.000 | 0 50. | |
| Generate Block Design | | C should | ck_e.m | 100.008 | | 0.000 | | 50.000 | 10 | |
| Expert Platform | | | Ch_0.00 | 100.008 | | 0.000 | | 50.000 | 107 | |
| | | | ch_e.tt | 100.008 | | 0.008 | | 50.000 | 147 | |
| Spen Estension Design PHP455 Not Synthesis Spen Synthesised Design PH20405000 Not Inglementation Spen Inglementation | - dk_ini dk_ou kodu | 63 - Output C 64 - Output C 05 - O | lock Sequ 1 1 1 1 1 1 1 1 1 1 1 1 | eres Kanber | | | | | | |
| Hoolikke web bölkus El: Centenite Bistream 3: Open Hardware Hanager | | Baable cytle Street | nal Inputs i r D power, di | wipets for PMCMU en : : : : : : : : : : : : : : : : : : : | Second Ty | e Neme Kan | Phase Mil | R Mede Arcene @ Later | • | n anka sharpe |
| | | | | | | | | DK | Canval | |

Add and connect four Processor System Reset blocks for each generated clock.



Open Platform Setup window of IP Integrator to define Clocks. In Settings, select Clock.

In "Enabled" column select all four defined clocks clk_out1, clk_out2, clk_out3, clk_out4 of clk_wiz_0 block.

In "ID" column keep the default Clock ID: 1, 2, 3, 4

In "Is Default" column, select **clk_out4** (with ID=4) as the default clock. One and only one clock must be selected as default clock.

| tilagram | | | |
|------------|--------------------------------------|---|---------|
| 9.9.20.009 | 344028303 | I befault view V | |
| | Important TEBRORDE CPLD Update to RE | OT Is needed to use this KOPO definition t | |
| | | 0,00 | |
| | | 0, p.6 | |
| | | 0.0 0.00 | |
| | | Date Provide A Contract of Con | |
| | | Contraction of Contra | |
| | | And and a second a se | |
| | | And the second s | |
| | | Prostar Syden Isan | |
| | | per jej end j | |
| | | Prest, Lett. (N ed., lot ed., | |
| | | Automatical provided and a second provided and a s | |
| | | | |
| | | Promar System Real. INC. J. M. C. M. | |
| | | and and a second s | |
| | | workupped and a second and a se | |
| | | And and a second s | |
| | 0 D- 0 0 0.00 + | Prover Lost | |
| | | | |
| | | Biological Participation and American | |
| | | P.(H) Provide and the second s | |
| | | The Original Market State Stat | |
| | | | 7 |
| | per. (c), mail (| 1010 102000 J | |
| | destion.ch bottop | AND A DECEMBER AND A | |
| | A DE ADRESS OF THE PROPERTY OF | | |
| | a structure perpetution | | - O Hot |
| | Number Tyden Anal | | * |
| | | A PROJECT | |
| | | TRACKET And Development | |

Disconnect input pin **maxihpm0_lpd_aclk** of **zynq_ultra_ps_e_0** from the 100 MHz clock net. This net is driven by **clock output pl_clk0** of **zynq_ultra_ps_e_0**.

Connect input pin maxihpm0_lpd_aclk of zynq_ultra_ps_e_0 to the 240 MHz clk_out4 of clk_wiz_0 IP block.

These two modifications are made to support the axi-lite interface of an interrupt controller operating at 240 MHz clock, identical with the default extendable platform clock.

| No. 1 | II · 母 営 役 | | | | | | | | | | | |
|-------|--|--|---------------------|------------------------------------|---------------------------------------|---------------|--|-----------|----------|---------|-----------------|-------------|
| Added | ies A Visado • | | | 0:023 | 631 • | | | | | | | 4000 |
| | | | State (State) | fevel/work/te0007_12_246/51 | rteXX/visels/StaterCl.apr | - Viseda 20 | | | | | | |
| . 💿 | Die Bolt Flow Dools Pappen | Window Legent Year Bells 9:000 | Access | | | | | | | | | Ready |
| _ | S M A A D D X A | C | | | | | | | | | If Owner, La | |
| | Now Maniputer 3 4 7 | ROCKESSIGN-2.0y1* | | | | | | | | | | |
| _ | PROJECT HMARGER. | | | free and free | | _ | | | | | | |
| | O Settings | Provide Contract of Participation (197 | | Manual Vineaco | THE A PROPERTY | | | | | | | 7 6 6 |
| | Add Services | 4 * 9 | 0 | Settings | Clerk | | | | | | | |
| | Language Templaties | - (A, A) | | All log | 2.4.5 | | | | | | | |
| 1.2. | O P Catalog | 4 (N_0.12 | | | Aure La | m. 0 | is Oafe # | Pres far- | Status. | frame. | | |
| | | = ch_md3 | | 1 100 | P projuktejných C | | = MP5e0 3.31 | | | | | |
| - A | · · · · | 4 1044 | | | Approximate | | | | | | | |
| - | Create Block Design | = resite | | | - p. co | | | | | | | |
| 100 | Community March Transform | > proc_typ_reset_0 Processor System | | · Pacaritaria | - + ck wit a chocking w | | | | | | | |
| | Fred Father | | | | 8 (R,983 | 8 | 1 0 | sprac_s | fied - | L00 MHE | | |
| | | Platform Interface Properties | $7 = 0 0 \times$ | | a rik judd | 16 | 2 0 | prec, s. | field to | 500 M46 | | |
| | + EMALINOS | 5 (K)344 | | | C (R, and 4 | 8 | 4 8 | APRC & | fred to | 24316-0 | | |
| | Run Simulation | have those | | | | | | | | | | |
| | | Name disch | | | | | | | | | | |
| | Kit AbAD State Come Enderstand Contemport | R Bentled | | | o who no problems with c | ock interface | | | | | | |
| | | 2.0.4041 | | | | | | | | | | |
| | ~ SHD455 | Emberal Options | | Epot Padom. | | | | | | | | |
| | Nat typithesis | Tel Connecto - Management - Lan | | | | | | | | | | 0.00 |
| | Open Synthesized Design | | | | | | | | | | | 1 2 0 0 |
| | | C I V II C II I | | | | | | | | | | |
| | Betaleterint | set property MR.0.000 D1k ant1 D | | | | | Ipr. M. of Ipr. M. of | | | | | 1000 10 |
| | (nex) inclument at lastim. | set property PER.0.000 Lttp ext1 Lt | | | | | | | | | | Harden (*1) |
| | | set property of a new plays lost fi | | | | | | | | | | |
| | PROSPARIAND DEBUG | Ht property HR.0.000 Ltt est1 0 | | | | | | | | | | |
| | El Cenerale Bisinean | Ht property HR.0.000 LUX est1 0 | | | wet 1' status "flost" freq.b | | | | | | | |
| | Open Hardware Manager | set property PR. 0.00x 6/14 juilt 6 | 4 "2" 10 (M/m)1 "FW | IN THE PROPERTY AND A DRIVEN AND A | weet_1" status "flowd" freq.h | | | | | | Concort net 2 | IDDA TO |
| | | 1 | | | | | | | | | | 2 |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| • 2 | erc | | Q | | a M 12 a | | | | | | A 100 (P of 10) | 13.10 |
| | | | - | | | | | | | | | an month - |

Add, customize and connect the AXI Interrupt Controller Add AXI Interrupt Controller IP axi_intc_0. Double-click on axi_intc_0 to re-customize it.

In "Processor Interrupt Type and Connection" section select the "Interrupt Output Connection" from "Bus" to "Single".

In "Peripherial Interrupt Type" section, change the "Interrupts Types Edge or Level" from AUTO to MANUAL. Change the corresponding value from 0xFFFFFFF to 0x00000000.

Click on OK to accept these changes.

This re-configuration is manually setting all interrupts as level interrupts. With this setting, the PetaLinux automatically creates correct description of the interrupt controller in the device tree. The Vitis extensible flow generates HW IP blocks with level interrupts.

∕!\

In case of user defined edge interrupts, the corresponding interrupt description will be added in an customised, interrupt controller description section of the user-defined device tree file ~/work/te0807_52_240/StarterKit/os/petalinux/project-spec/meta-user/ recipes-bsp/device-tree/files/system-user.dtsi

For the default extensible te0807_52_240_pfm platform it is not needed.



Connect interrupt controller clock input s_axi_aclk of axi_intc_0 to clock output dlk_out4 of clk_wiz_0. It is the default, 240 MHz clock of the extensible platform.

Connect interrupt controller input s_axi_aresetn of axi_intc_0 to output peripheral_aresetn[0:0] of proc _sys_reset_4 . It is the reset block for default, 240 MHz clock of the extensible platform.



Use the Run Connection Automation wizard to connect the axi lite interface of interrupt controller **axi_intc** _0 to **zynq_ultra_ps_e_0**. It is available in green line in top of the Diagram window.

In Run Connection Automaton window, click OK.



New AXI interconnect ps_8_axi_periph is created and related connections are generated.

∕₿



Vitis extensible design flow will be expanding the AXI interconnect **ps_8_axi_periph** for interfacing and configuration of registers of generated HW IP blocks with the default extensible platform clock 240 MHz.

Modify the automatically generated reset network of AXI interconnect ps_8_axi_periph IP.

Disconnect input **S00_ARESETN** of **ps_8_axi_periph** from the network driven by output **peripherial_are setn[0:0]** of **proc_sys_reset_4** block.

Connect input S00_ARESETN of ps_8_axi_periph block with output interconnect_aresetn[0:0] of proc _sys_reset_4 block.

Disconnect input M00_ARESETN of ps_8_axi_periph block from the network driven by output peripheri al_aresetn[0:0] of proc_sys_reset_4 block.

Connect input M00_ARESETN of ps_8_axi_periph to output interconnect_aresetn[0:0] of proc_sys_r eset_4 block.

This modification will make the reset structure of the AXI interconnect **ps_8_axi_periph** block identical to the future extensions generated by the Vitis extensible design flow.



Double-click on **zynq_ultra_ps_e_0** to re-customize it by enabling of an interrupt input **pl_ps_irq0[0:0]**. Click OK.



Connect the interrupt input pl_ps_irq0[0:0] of zynq_ultra_ps_e_0 block with output irq of axi_intc_0 block.

| Page + 11 - 42 22 22 | | | | × 5 |
|---|--|---|--|---|
| Activides A Vivedo • | | | | A • • • |
| | | devel/work/te0807_32_246/51 | arte ROL/Vicado/StarterCit.apr] - Vicado 2021.3.1 | |
| the file file from Inch. Pappen | Window Legisd Yew Help Cr. Oxid Access | | | Ready |
| A M A A B B X | * C • • • C × × × | | | E Default Lagent V |
| Ilow Navigator 2 4 1 | BLOCK DESIGN - 2-1/1 * | | | |
| · PROJECT PARABOLE | Sources Basian y Simple Energy 2 - D D | Address Editor - x Addres | witten v Rathern Setan v | 2.0.0 |
| Settings | 0.5.1 | | | |
| Add Taurota | > • end an read a Processor System Read 5.0 | Kellings | Inderrupt | |
| Language Templates | > # proc.pg.pead.2 Processor System Reset.5.10 | All Port | 0.0.0 | |
| A h carao | proc_pyt_ment_2 Processor System Reset.5.00 | All Stream Port. | Kane Dr | |
| | 1 T pol Carl parts | ✓ Ceck | · · · · and india of this between a con | |
| Create Block Davign | > 36 AGAIO | ✓ interrupt | 0.00 | |
| Open Block Delign | > * SCORDERP_0 (TERPORTE BASK CARDING E) | V Paterniane | | |
| Cananala Book Design | » e greguera page di I2pro UtraScale+ M*Sol:3.30 | | | |
| Export Pattorn | | | | |
| | Platform Interface Properties 2 0 0 X | | | |
| SHOUTON | · · · · · · · · · · · · · · · · · · · | | | |
| Ref Chicago | Name: Intr | | | |
| V3.4442/55 | Type: Viersigt | | | |
| > Open Sisborated Design | Dinated | | g me se present set merste merste. | |
| | | | | |
| × 1925-833 | Letteral Lipcons | Eigen Parents. | | |
| P Not Synthesis | Td Console × Hessapes Log Reports Design Fil | an | | 9 = 0 0 |
| Open Synthesized Decign | 9 9 9 8 8 8 8 | | | |
| PELIMINIATION | disconctioned and property (perghanity ensured | erchiptes exclusions | an, avestin | 2 |
| It in implementation | 2 300 Desen (2-17) and "discovert_bigest deve_ave_ | ort, Qariphen Lanorth Ipri | United and Construction and Construction | |
| Open implemented besign | 3970: Disson 17-171 unit "disconnect_bd_net (proc_sys_r | ort. Aprohenit. Internet. Int | United and and an an and an an and an | |
| | | | III. AREAT | |
| C PRODUCTED DEBUG | connectations (pertained pertained and perta | Industries and the second s | A/(interconnect_ansate) | |
| > Considerations | endprop | Council showing build | and the characteristic | |
| | est property PRE DID LINEY & SE & range 32 10 Sprt 3d (or | un verfreide | | |
| | < | | | ×2, |
| | | | | |
| | | | | |
| e sureba | a Q | | ■ 0 0 % % % | Ch d₁ di pi U pi U pi U U U U U U U |
| | | | | |

In Platform Setup, select "Interrupt" and enable intr in the "Enabled" column.

| A March - | | 0.011 MM | A 40 10 |
|---|-----------------------------------|--|--------------------|
| | | | |
| <u></u> | | StarterGL - [/home/devel/work/te3807_12_348/StarterGL/visada/StarterGLapr] - Visada 20 | |
| Die Erie Firm Inch Pap | | Re-customize IP | Pauly Pauly |
| A M A A B B 3 | | | III Default Leptut |
| How Navigator 8 | Zyną Ultrancan+ MPRoC (| 0 | r 🕰 🕹 |
| PROJECT HMARGER | | | |
| O Seminge | O Decomentation O Presses 1 | Licebon | 1 1 |
| Add Courses | Page Novigator - | PLPI, Configuration | |
| 2 0 p cataloa | C Setub To Advanced Node | • <u>Q</u> ž e | |
| | Ad a Band and an Alexandra | Search Or | |
| P BUICAATCA | Participation and and another and | Name Select | |
| Create Block Design | vo configuration | - General | |
| Open Black Design | rind curlenome | ~ interrupts | |
| Cenerate Block Design | | ~ P(to P5 | |
| Devel Factors | CD4 Cartiguration | #0007] 1 v | |
| | PS-PS Conferentian | P 0 V | |
| - EMALINOS | | APU (apary interrupts)IPQ | |
| Run Simulation | | MAIO Teddela NEMAZTERgada 🗠 🗋 | |
| | | 3 898 | |
| R3, A5A0313 | | 1 Patric Passet Enables (20 | |
| Open Elaborated Design | |) Ohen | |
| | | > PDPLDExtens | |
| h ha belland | | > Debug | |
| Energine Sectionized Design | | | 2 - 0 |
| | | | |
| HPLDHENTWICH | | | |
| In the implementation | | | |
| Open implemented Design | | | |
| a marine and some | | | |
| E. Committe Michigan | | | |
| A Constitution Meaning | | | |
| A chercelana paraba. | | | suits charge |
| | | | Carcel 3 |
| | | | |
| | | | |

In Platform Setup, select AXI Port for zynq_ultra_ps_e_0:

Select M_AXI_HPM0_FPD and M_AXI_HPM1_FPD in column "Enabled".

Select S_AXI_HPC0_FPD and S_AXI_HPC1_FPD in column "Enabled".

For S_AXI_HPC0_FPD, change S_AXI_HPC to S_AXI_HP in column "Memport".

For **S_AXI_HPC1_FPD**, change S_AXI_HPC to **S_AXI_HP** in column "Memport".

Select S_AXI_HP0_FPD, S_AXI_HP1_FPD, S_AXI_HP2_FPD, S_AXI_HP3_FPD in column "Enabled".

Type into the "sptag" column the names for these 6 interfaces so that they can be selected by v++ configuration during linking phase. HPC0, HPC1, HP0, HP1, HP2, HP3

| 2.01, 100, 2021, 2, 1, Pendanan (1020), 500, 710, 200, 710, 200, 710, 710, 710, 710, 710, 710, 710, 7 | Inne Torbistor 'S Paye | - 0 |
|---|---|---------------|
| •• • • • 73 D/ | 0111 1022 | |
| A Harran | 000 000 | 1.00 |
| | + N A B A C M Extension | |
| | Important (10)/1004 CHL Vocate to REVER In reasonal to use this RAME ordered at 1 | |
| | | |
| | | |
| • c | VA NA A GENERAL | |
| we | | A DE 20 00 ND |

In "Platform Setup", select AXI Ports for ps8_0_axi_periph:

Select M01_AXI, M02_AXI, M03_AXI, M04_AXI, M05_AXI, M06_AXI and M07_AXI in column "Enabled".



The modifications of the default design for the extensible platform are completed, now.

In Vivado, save block design by clicking on icon "Save Block Design".

Continue the design path with Validate Design.

Validate Design

Results of HW creation via Manual Track or Fast Track are identical.

Open diagram by clicking on zusys.bd if not already open. In Diagram window, validate design by clicking on "Validate Design" icon.



Received Critical Messages window indicates that input intr[0:0] of axi_intc_0 is not connected. This is expected. The Vitis extensible design flow will connect this input to interrupt outputs from generated HW IPs.

Click OK.

Known Issue: Sometimes an error in validation process may occur reporting create_pfm function is not known. Workaroud is to close Vivado tool and reopen again to correctly load platform export API.

You can generate pdf of the block diagram by clicking to any place in diagram window and selecting "Save as PDF File". Use the offered default file name: ~/work/te0807_52_240/StarterKit/vivado/zusys.pdf

Compile Created HW and Custom SW with Trenz Scripts

In Vivado Tcl Console, type following script and execute it by Enter. It will take some time to compile HW. HW design and to export the corresponding standard XSA package with included bitstream.

TE::hw_build_design -export_prebuilt

An archive for standard non-extensible system is created: ~/work/te0807_52_240/StarterKit/vivado/StarterKit_7ev_1e_4gb.xsa

In Vivado Tcl Console, type the following script and execute it by Enter. It will take some time to compile.

TE::sw_run_vitis -all

Δ

After the script controlling SW compilation is finished, the Vitis SDK GUI is opened.

Close the Vitis "Welcome" page. Compile the two included SW projects.

Standalone custom Vitis platform TE0807-03-7DE21-A has been created and compiled.

| 20,01,000,000,01,01,Petalawa (HOBE),00v,7v,2gb,0 - Wilson Norbistan 'B Paye | | - 0 1 |
|---|---|--|
| Apr + 11 - 42 22 22 | | |
| Address Vita DC • | 0423 1641 • | 400- |
| | AND A TRANSPORT OF ADDRESS ADDRES ADDRESS ADDRESS ADDR | |
| | | |
| File CBE Search Klark Preject Handow Red | | |
| | • • • • • • | 9, 💽 Design 👳 Debog |
| 🖵 🔍 Deforer H 🛛 🔍 🖾 L 🗆 🖓 | Description II | N Outline II - C |
| Im fabl_flash_system [TE000745-70621-A] | 2300 Bis Isl (strong) | 8588 1 |
| A Mile hele helen typtem [TE008745-70621A] | 22498 4 | Outline is disabled due to scalability |
| Image: State in the state of | 22402 Ant status = L: | mode top times- |
| Emulation SM | 2000 status 64 ppu mis init detal); | |
| a helo te0007 system.sprj | 2200 status de projectipherals prejinit_datal); | |
| - E 169807-09 10621-A | 1000 EXAMPLE PROPERTY AND A CONTRACT | |
| → equit | 2500 status av plu dat solt data(); | |
| estation in the second se | 23221 states & psi-bit-phptringup-data(1) | |
| 📼 🕨 👝 koga | 22429 Stats in ps perpends stil dela() | |
| > or project mail 1 | 1201 Init perpresil): | |
| a synemp_fibit | 23592 | |
| a zysoma_fibl_bsp | This Extra a property permit (permit ()) | |
| A light provide the second | 1999 peu ddr ges skit dath(), | |
| A B gou_kit.h | 22506 | |
| B to lic define to0007.h | 2500 Protection and 1 | |
| B te lic platform.c | 22509 retarn 0; | |
| 💙 🖬 Ausblant H 🛛 🗈 🖉 🖉 🖉 🖉 | 2018) 2013 | |
| Enception ment a laboraria | 1111 Set pour sont conjunt / vernessi (| |
| v Ethil Sady nature Natural | 20014 Lat status = 1) | |
| x Ophi Deb Institution | | |
| 5 John | 2515 Motos de pou merido ante (11 detal) | |
| d Bolenne | 22511 status 6+ pos gll tait datail: | |
| < Employing Std | 2211 Status 64 pour clock init detail | |
| < Emildian HW | 21122 STATES & BU DELEDERING SALE OF ALL | |
| < Havinger | Result of Residue Research | |
| - Whele teleat seven history | A Constant E Lansant E Constant | |
| - (Theba textor iteration) | Build Compate Parks (HORIX) system, Denatation-SM | |
| 1 Debut | make all | |
| d Boleane | Package net supported, if the system project is in Emulation Target, and only Daremetal Or Embedded Linux Applications present | |
| 6 Insistenti | 16 an an Aufor Etailout (have aller) | |
| S Emulation-HW | | |
| < Hardware | | |
| | | |
| | | |
| A 197 | | - PE |
| Mex pureóre | | Ch A. A. R. WARNEL |

The **TE0807-03-7DE21-A** Vitis platform includes Trenz Electronic custom first stage boot loader in folder **zyngmp_fsbl**. It includes SW extension specific for the Trenz module initialisation.

This custom zynqmp_fsbl project has been compiled into executable file fsbl.elf. It is located in: ~/work /te0807_52_240/StarterKit/prebuilt/software/7ev_1e_4gb/fsbl.elf

This customised first stage boot loader is needed for the Vitis extensible platform. We have used the standard Trenz scripts to generate it for next use in the extensible platform.

Exit the opened Vitis SDK project.

In Vivado top menu select File -> Close Project to close project. Click OK.

In Vivado top menu select File -> Exit to close Vivado. Click OK.

The exported Vitis Extensible Hardware platform named **StarterKit_7ev_1e_4gb.xsa** can be found in **viv ado** folder.

Copy Created Custom First Stage Boot Loader

Up to now, StarterKit directory has been used for all development. ~/work/te0807_52_240/StarterKit

Create new folders:

~/work/te0807_52_240/StarterKit_pfm/pfm/boot ~/work/te0807_52_240/StarterKit_pfm/pfm/sd_dir Copy the recently created custom first stage boot loader executable file from ~/work/te0807_52_240/StarterKit/prebuilt/software/7ev_1e_4gb/fsbl.elf to

~/work/te0807_52_240/StarterKit_pfm/pfm/boot/fsbl.elf

Building Platform OS and SDK

Configuration of the Default Trenz Petalinux for the Vitis Extensible Platform

Change directory to the default Trenz Petalinux folder ~/work/te0807_52_240/StarterKit/os/petalinux

Source Vitis and Petalinux scripts to set environment for access to Vitis and PetaLinux tools.

```
$ source /tools/Xilinx/Vitis/2021.2/settings64.sh
$ source ~/petalinux/2021.2/settings.sh
```

Configure petalinux with the StarterKit_7ev_1e_4gb.xsa for the extensible design flow by executing:

```
$ petalinux-config --get-hw-description=~/work/te0807_52_240/StarterKit
/vivado
```

Select Exit -> Yes to close this window.

Customize Root File System, Kernel, Device Tree and U-boot

In text editor, append definition of 32 interrupts by this text:

```
&amba {
             zyxclmm_drm {
              compatible = "xlnx,zocl";
              status = "okay";
              reg = <0x0 0xA0000000 0x0 0x10000>;
              interrupt-parent = <&axi_intc_0>;
              <4 4>, <5 4>, <6 4>, <7 4>,
                         <8 4>, <9 4>, <10 4>, <11 4>,
                         <12 4>, <13 4>, <14 4>, <15 4>,
                         <16 4>, <17 4>, <18 4>, <19 4>,
                         <20 4>, <21 4>, <22 4>, <23 4>,
                         <24 4>, <25 4>, <26 4>, <27 4>,
                         <28 4>, <29 4>, <30 4>, <31 4>;
       };
};
```

to the system-user.dtsi file located in folder:

~/work/te0807_52_240/StarterKit/os/petalinux/project-spec/meta-user/recipes-bsp/device-tree/files/

Download the Vitis-AI 2.0 repository. In browser, open page:

https://github.com/Xilinx/Vitis-AI/tree/2.0

Clik on green Code button and download Vitis-AI-2.0.zip file. Unzip Vitis-AI-2.0.zip file to directory ~/Downloads/Vitis-AI.

Copy ~/Downloads/Vitis-AI to ~/vitis_ai_2_0

Delete Vitis-Al-2.0.zip, delete ~/Downloads/Vitis-Al, clean trash.

The directory ~/vitis_ai_2_0 contains the Vitis-AI 2.0 framework, now.

To install the Vitis-AI 2.0 version of shared libraries into rootfs (when generating system image by PetaLinux) we have to copy recepies recipes-vitis-ai to the Petalinux project :

Copy ~/vitis_ai_2_0/tools/Vitis-AI-Recipes/recipes-vitis-ai

to ~/work/te0807_52_240/StarterKit/os/petalinux/project-spec/meta-user/

In text editor, append these lines:

CONFIG_xrt CONFIG_xrt-dev CONFIG_zocl CONFIG_opencl-clhpp-dev CONFIG_opencl-headers-dev CONFIG_packagegroup-petalinux-opencv CONFIG_packagegroup-petalinux-opencv-dev CONFIG_dnf CONFIG_e2fsprogs-resize2fs CONFIG_parted CONFIG_resize-part CONFIG_packagegroup-petalinux-vitisai CONFIG_packagegroup-petalinux-self-hosted CONFIG_cmake CONFIG_packagegroup-petalinux-vitisai-dev CONFIG_mesa-megadriver CONFIG_packagegroup-petalinux-x11 CONFIG_packagegroup-petalinux-v4lutils CONFIG_packagegroup-petalinux-matchbox CONFIG_vitis-ai-library CONFIG_vitis-ai-library-dev CONFIG_vitis-ai-library-dbg

to the user-rootfsconfig file: ~/work/te0807_52_240/StarterKit/os/petalinux/project-spec/meta-user/conf/user-rootfsconfig

xrt, xrt-dev and zocl are required for Vitis acceleration flow. dnf is for package management. parted, e2fsprogs-resize2fs and resize-part can be used for ext4 partition resize.

Other included packages serve for natively building Vitis AI applications on target board and for running Vitis-AI demo applications with GUI.

The last three packages will enable use of the Vitis-AI 2.0 recepies for installation of the correspoding Vitis-AI 2.0 libraries into rootfs of PetaLinux.

Enable all required packages in Petalinux configuration, from the Ubuntu terminal:

\$ petalinux-config -c rootfs

Select all user packages by typing "y". All packages will have to have an asterisk.

Still in the RootFS configuration window, go to root directory by select Exit once.

Enable OpenSSH and Disable Dropbear

Dropbear is the default SSH tool in Vitis Base Embedded Platform. If OpenSSH is used to replace Dropbear, the system could achieve faster data transmission speed over ssh. Created Vitis extensible platform applications may use remote display feature. Using of OpenSSH can improve the display experience.

Go to Image Features. Disable ssh-server-openssh and click Exit.

Go to Filesystem Packages-> misc->packagegroup-core-ssh-dropbear and disable packagegroupcore-ssh-dropbear.

Go to Filesystem Packages level by Exit twice.

Go to console -> network -> openssh and enable openssh, openssh-sftp-server, openssh-sshd and openssh-scp.

Go to root level by selection of Exit four times.

Enable Package Management

Package management feature can allow the board to install and upgrade software packages on the fly.

In rootfs config go to **Image Features** and enable **package-management** and **debug_tweaks** option Click **OK**, **Exit** twice and select **Yes** to save the changes.

Disable CPU IDLE in Kernel Config

CPU IDLE would cause processors get into IDLE state (WFI) when the processor is not in use. When JTAG is connected, the hardware server on host machine talks to the processor regularly. If it talks to a processor in IDLE status, the system will hang because of incomplete AXI transactions.

So, it is recommended to disable the CPU IDLE feature during project development phase.

It can be re-enabled after the design has completed to save power in final products.

Launch kernel config:

\$ petalinux-config -c kernel

Ensure the following items are TURNED OFF by entering 'n' in the [] menu selection:

CPU Power Management -> CPU Idle -> CPU idle PM support

CPU Power Management -> CPU Frequency scaling -> CPU Frequency scaling

Exit and Yes to Save changes.

Add EXT4 rootfs Support

Let PetaLinux generate EXT4 rootfs. In terminal, execute:

\$ petalinux-config

Go to Image Packaging Configuration. Enter into Root File System Type

Select Root File System Type EXT4

Change the "Device node" of SD device from the default value /dev/mmcblk0p2

to new value required for the te0807 modules on TEBF0808 carrier: /dev/mmcblk1p2

Exit and Yes to save changes.

Let Linux Use EXT4 rootfs During Boot

The setting of which rootfs to use during boot is controlled by bootargs. We would change bootargs settings to allow Linux to boot from EXT4 partition.

In terminal, execute:

\$ petalinux-config

Change DTG settings -> Kernel Bootargs -> generate boot args automatically to NO.

Update User Set Kernel Bootargs to: earlycon console=ttyPS0,115200 clk_ignore_unused root=/dev/mmcblk1p2 rw rootwait cma=512M

Click OK, Exit three times and Save.

Build PetaLinux Image

In terminal, build the PetaLinux project by executing:

```
$ petalinux-build
```

The PetaLinux image files will be generated in the directory: ~/work/te0807_52_240/StarterKit/os/petalinux/images/linux

Generation of PetaLinux takes some time and requires Ethernet connection and sufficient free disk space.

Create Petalinux SDK

The SDK is used by Vitis tool to cross compile applications for newly created platfom.

In terminal, execute:

\$ petalinux-build --sdk

The generated sysroot package sdk.sh will be located in directory ~/work/te0807_52_240/StarterKit/os/petalinux/images/linux

Generation of SDK package takes some time and requires sufficient free disk space. Time needed for these two steps depends also on number of allocated processor cores.

Copy Files for Extensible Platform

Copy these four files:

| Files | From | То |
|--|---|--|
| bl31.elf pmufw.elf system. dtb u-boot-tb. elf | ~/work/te0807_52_240/StarterKit/os/petalinux /images/linux | ~/work/te0807_52_240/StarterKit_pfm /pfm/boot |

Rename the copied file **u-boot-dtb.elf** to **u-boot.elf**

The directory ~/work/te0807_52_240/StarterKit_pfm/pfm/boot contains these five files:

- 1. bl31.elf
- 2. fsbl.elf
- 3. pmufw.elf
- 4. system.dtb
- 5. u-boot.elf

Copy files:

| Files | From | То |
|----------------------------|---|--|
| boot.scr system. dtb | ~/work/te0807_52_240/StarterKit/os/petalinux /images/linux | ~/work/te0807_52_240/StarterKit_pfm /pfm/sd_dir |

Copy file:

| File | From | То |
|---------|---|--|
| init.sh | ~/work/te0807_52_240/StarterKit/misc/sd | ~/work/te0807_52_240/StarterKit_pfm/pfm/sd_dir |

init.sh is an place-holder for user defined bash code to be executed after the boot: #!/bin/sh normal="\e[39m" lightred="\e[91m" lightgreen="\e[92m" green="\e[32m" yellow="\e[33m" cyan="\e[36m" red="\e[31m" magenta="\e[95m" echo -ne \$lightred echo Load SD Init Script echo -ne \$cyan echo User bash Code can be inserted here and put init.sh on SD echo -ne \$normal

Create Extensible Platform zip File

Create new directory tree:

~/work/te0807_52_240_move/StarterKit/os/petalinux/images ~/work/te0807_52_240_move/StarterKit/Vivado ~/work/te0807_52_240_move/StarterKit_pfm/pfm/boot ~/work/te0807_52_240_move/StarterKit_pfm/pfm/sd_dir

Copy all files from the directory:

| Files | Source | Destination |
|-------------------------------|--|---|
| all | ~/work/te0807_52_240/StarterKit/os /petalinux/images | ~/work/te0807_52_240_move/StarterKit/os /petalinux/images |
| all | ~/work/te0807_52_240/StarterKit_pfm /pfm/boot | ~/work/te0807_52_240_move /StarterKit_pfm/pfm/boot |
| all | ~/work/te0807_52_240/StarterKit_pfm /pfm/sd_dir | ~/work/te0807_52_240_move /StarterKit_pfm/pfm/sd_dir |
| StarterKit_7ev _1e_4gb.xsa | ~/work/te0807_52_240/StarterKit /Vivado/StarterKit_7ev_1e_4gb.xsa | ~/work/te0807_52_240_move/StarterKit /Vivado/StarterKit_7ev_1e_4gb.xsa |

Zip the directory ~/work/te0807_52_240_move into ZIP archive: ~/work/te0807_52_240_move.zip

The archive te0807_52_240_move.zip can be used to create extensible platform on the same or on an another PC with installed Ubuntu 20.04 and Vitis tools, with or without installed Petalinux The archive includes all needed components, including the Xilinx xrt library and the script sdk.sh serving for generation of the sysroot.

The archive has size approximately 3.6 GB and it is valid only for the initially selected module (52). This is the te0807 HW module with xczu7ev-fbvb900-1-e device with 4 GB memory. The extensible Vitis platform will have the default clock 240 MHz.

Move the **te0807_52_240_move.zip** file to an PC disk drive. Delete: **~/work/te0807_52_240_move ~/work/te0807_52_240_move.zip** Clean the Ubuntu Trash.

Generation of SYSROOT

This part of development can be direct continuation of the previous Petalinux configuration and compilation steps.

Alternatively, it is also possible to implement all next steps on an Ubuntu 20.04 without installed PetaLinux. Only the Ubuntu 20.04 and Vitis/Vivado installation is needed. All required files created in the PetaLinux for the specific module (52) are present in the archive: te0807_52_240_move.zip In this case, unzip the archive to the directory: -/work/te0807_52_240_move and copy all content of directories to -/work/te0807_52_240_move.zip ZIP file and the -/work/te0807_52_240_move directory to save filesystem space.

In Ubuntu terminal, change the working directory to: ~/work/te0807_52_240/StarterKit/os/petalinux/images/linux In Ubuntu terminal, execute script enabling access to Vitis tools. Execution of script serving for setting up PetaLinux environment is not necessary:

\$ source /tools/Xilinx/Vitis/2021.2/settings64.sh

In Ubuntu terminal, execute script

\$./sdk.sh -d ~/work/te0807_52_240/StarterKit_pfm

SYSROOT directories and files for PC and for Zynq Ultrascale+ will be created in: ~/work/te0807_52_240/StarterKit_pfm/sysroots/x86_64-petalinux-linux ~/work/te0807_52_240/StarterKit_pfm/sysroots/cortexa72-cortexa53-xilinx-linux

Once created, do not move these sysroot directories (due to some internally created paths).

Generation of Extensible Platform for Vitis

In Ubuntu terminal, change the working directory to: ~/work/te0807_52_240/StarterKit_pfm

Start Vitis tool by executing

\$ vitis &

In Vitis "Launcher", set the workspace for the extensible platform compilation: ~/work/te0807_52_240/StarterKit_pfm

Click on "Launch" to launch Vitis

Close Welcome page.

In Vitis, select in the main menu: File -> New -> Platform Project

Type name of the extensible platform: te0807_52_240_pfm. Click Next.



Choose for hardware specification for the platform file: ~/work/te0807_52_240/StarterKit/vivado/StarterKit_7ev_1e_4gb.xsa

In "Software specification" select: linux

In "Boot Components" unselect Generate boot components

(these components have been already generated by Vivado and PetaLinux design flow)

New window te0807_52_240_pfm is opened.

Click on linux on psu_cortex53 to open window Domain: linux_domain

In "Description": write xrt

In "Bif File" find and select the pre-defied option: Generate Bif

In "Boot Components Directory" select: ~/work/te0807_52_240/StarterKit_pfm/pfm/boot

In "FAT32 Partition Directory" select: ~/work/te0807_52_240/StarterKit_pfm/pfm/sd_dir

| 20,00,00,00,0,00,0,0000,000,000,000,000 | | | | | | - 0 × |
|--|---|------------------------------|--|---------|------|---|
| Peer + 11 + 49 12 13 | | | | | | |
| Adhibit U VELIDE * | | | | | | 400- |
| | | terilit_ptm-tel007_52_340.pt | m/plat/term.spr - Vikis IDE | | | |
| File Edit Search Klinx Project Mindow Help | | | | | | |
| | | | | | | 9, 👔 Design 🕸 Debog |
| 🛄 🖌 Dolorer H 🛛 🖘 🕅 🖛 🗎 💳 | 0 400007,52,348,pfm 3 | | | | | to outline to a contract of |
| * 2 10007_51_240_ptm | type filter text 🛛 🖬 🔶 🕷 | Domain: Imus domain | | | | There is no active editor that provides |
| | - E 04007 52 340 afm | - | Bear . | | | a constant |
| | · O pay contenaisa | us. | una | | | |
| a gldfen spr | Enconpourcerboas) | Processer | psu_cerboad3 | | | |
| (2) pietrem. bit | E LORING | Supported Runtimes: | OpenCL * | | | |
| 2 ⁴ | | Doping Name: | Developing contenasts | | | |
| | | Description | at | | | |
| | | | | | 1 | |
| - | | BITTle: | /www.idevel/work/te0807_52_240/50a1e930_p1m/te080 | provid- | ĨR. | |
| | | Boot Companying Directory | Anneidevelvork/somer sz zes/statents situlofe/ | Bone. | | |
| | | A loss for each | | | | |
| distance in the second se | | Lines Person. | | and a | | |
| | | Bootmode | 50 * | | | |
| a mont out of the part of the | _ | MESS Relition Directory | /hame/devel/work/te0807_52_240/55a/text2_pf/s/pf/s/ | Bigase. | 2 16 | |
| | | Sysnoet Directory: | | aregos. | a 👘 | |
| | | QEMU Dete: | /tools/Wiley/Wity/28213/data/emalation/platforms/tyr | bronge. | 3 6 | |
| | Main Herdware Specification | | | | | |
| | 🛙 Comole 🗉 🗶 Problems 🗐 Vitis La | g @Gulderee | | | | NSP 20-0-10 |
| | Patform Td Console | | | | | |
| | platform write domain config -comerate-bif | | | | | |
| | platfore write | | (r. oferefactor) | | | |
| | platform write | | and the second second second | | | |
| | platform write | | | | | |
| | | | | | | |
| | | | | | | |
| T Pase pri | = Q = | 0 0 🖬 🖬 🕯 | a 0 🖞 😚 🤕 | | | ∧ 000 0+ 01 00 0+0000 0 |

In Vitis IDE "Explorer" section, click on te0807_52_240_pfm to highlight it.

Right-click on the highlighted **te0807_52_240_pfm** and select **build project** in the open submenu. Platform is compiled in few seconds. Close Vitis tool by selection: **File -> Exit**.



Vits extensible platform te0807_52_240_pfm has been created in the directory: ~/work/te0807_52_240/StarterKit_pfm/te0807_52_240_pfm/export/te0807_52_240_pfm

Platform Usage

Test 1: Read Platform Info

With Vitis environment setup, platforminfo tool can report XPFM platform information.

```
platforminfo ~/work/te0807_52_240/StarterKit_pfm/te0807_52_240_pfm/export
/te0807_52_240_pfm/te0807_52_240_pfm.xpfm
```

Detailed listing from platforminfo utility

------Basic Platform Information _____ Platform:te0807_52_240_pfmFile:/home/devel/work/te0807_52_240/StarterKit_pfm /te0807_52_240_pfm/export/te0807_52_240_pfm/te0807_52_240_pfm.xpfm Description: te0807_52_240_pfm _____ Hardware Platform (Shell) Information ------Vendor: trenz Board: zusys Name: zusys Version: 4.0 2021.2.1 Generated Version: Hardware: 1 Software Emulation: 1 Hardware Emulation: 1 Hardware Emulation Platform: 0 FPGA Family: zynquplus FPGA Device: xczu7ev Board Vendor: trenz.biz trenz.biz:te0807_7ev_1e_TEBF0808:4.0 Board Name: Board Part: xczu7ev-fbvb900-1-e _____ Clock Information _____ Default Clock Index: 4 Clock Index: 1 Frequency: 100.000000 2 200.000000 Clock Index: Frequency: Clock Index: 3 400.000000 Frequency: Clock Index: 4 240.000000 Frequency: _____ Memory Information _____ Bus SP Tag: HPO Bus SP Tag: HP1 Bus SP Tag: HP2 Bus SP Tag: HP3 Bus SP Tag: HPC0 Bus SP Tag: HPC1 -----Software Platform Information -----Number of Runtimes: 1 Default System Configuration: te0807_52_240_pfm System Configurations: te0807_52_240_pfm System Config Name:

| System Config Description: | | te0807_52_240_pfm |
|-------------------------------|--------------|----------------------------|
| System Config Default Process | sor Group: | linux_domain |
| System Config Default Boot In | mage: | standard |
| System Config Is QEMU Support | ed: | 1 |
| System Config Processor Group | ps: | |
| Processor Group Name: | linux on psu | ı_cortexa53 |
| Processor Group CPU Type: | cortex-a53 | |
| Processor Group OS Name: | linux | |
| System Config Boot Images: | | |
| Boot Image Name: | standard | |
| Boot Image Type: | | |
| Boot Image BIF: | te0807_52_24 | 10_pfm/boot/linux.bif |
| Boot Image Data: | te0807_52_24 | 40_pfm/linux_domain/image |
| Boot Image Boot Mode: | sd | |
| Boot Image RootFileSystem: | | |
| Boot Image Mount Path: | /mnt | |
| Boot Image Read Me: | te0807_52_24 | 10_pfm/boot/generic.readme |
| Boot Image QEMU Args: | te0807_52_24 | 10_pfm/qemu/pmu_args.txt: |
| te0807_52_240_pfm/qemu_arg | gs.txt | |
| Boot Image QEMU Boot: | | |
| Boot Image QEMU Dev Tree: | | |
| Supported Runtimes: | | |
| Runtime: OpenCL | | |
| | | |

Test 2: Run Vector Addition Example

Create new directory StarterKit_test_vadd to test Vitis extendable flow example "vector addition" ~/work/te0807_52_240/StarterKit_test_vadd

Current directory structure: ~/work/te0807_52_240/StarterKit ~/work/te0807_52_240/StarterKit_pfm ~/work/te0807_52_240/StarterKit_test_vadd

Change working directory:

\$cd ~/work/te0807_52_240/StarterKit_test_vadd

In Ubuntu terminal, start Vitis by:

\$ vitis &

In Vitis IDE Launcher, select your working directory ~/work/te0807_52_240/StarterKit_test_vadd Click on Launch to start Vitis.

Select File -> New -> Application project. Click Next.

Skip welcome page if shown.

Click on "+ Add" icon and select the custom extensible platform te0807_52_240_pfm[custom] in the directory: ~/work/te0807_52_240/StarterKit_pfm/te0807_52_240_pfm/export/te0807_52_240_pfm

We can see available PL clocks and frequencies.

PL4 with 240 MHz clock is has been set as default in the platform creation process.



Click Next.

In "Application Project Details" window type into Application project name: test_vadd

Click Next.

In "Domain window" type (or select by browse):

"Sysroot path":

~/work/te0807_52_240/StarterKit_pfm/sysroots/cortexa72-cortexa53-xilinx-linux "Root FS":

~/work/te0807_52_240/StarterKit/os/petalinux/images/linux/rootfs.ext4 "Kernel Image":

~/work/te0807_52_240/StarterKit/os/petalinux/images/linux/Image Click Next.

In "Templates window", if not done before, update "Vitis IDE Examples" and "Vitis IDE Libraries".

Select Host Examples In "Find", type: "vector add" to search for the "Vector Addition" example.

Select: "Vector Addition" Click **Finish** New project template is created.

In test_vadd window menu "Active build configuration" switch from "SW Emulation" to "Hardware".

In "Explorer" section of Vitis IDE, click on: test_vadd_system[te0807_52_240_pfm] to select it.

Right Click on: test_vadd_system[te0807_52_240_pfm] and select in the opened sub-menu: Build project

Vitis will compile:

In test_vadd_kernels subproject, compile the krnl_vadd from C++ SW to HDL HW IP source code In test_vadd_system_hw_link subproject, compile the krnl_vadd HDL together with te0807_52_240_pfm into new, extended HW design with new accelerated (krnl_vadd) will run on the default 240 MHz clock. This step can take some time.

In test_vadd subproject, compile the vadd.cpp application example.



Run Compiled Example Application

The sd_card.img file is output of the compilation and packing by Vitis. It is located in directory: ~/work/te0807_52_240/StarterKit_test_vadd/test_vadd_system/Hardware/package/sd_card.img

Write the sd card image from the sd_card.img file to SD card.

In Windows Pro 10 (or Windows 11 Pro) PC, inst all program Win32DiskImager for this task. Win32 Disk Imager can write raw disk image to removable devices. https://win32diskimager.org/

Insert the SD card to the TEBF0808 carrier board.

Connect PC USB terminal (115200 bps) card to the TEBF0808 carrier board.

Connect USB Keyboard and USB Mouse to the TEBF0808 carrier board.

Connect Ethernet cable to the TEBF0808 carrier board.

Power on the TEBF0808 carrier board.

In PC, find the assigned serial line COM port number for the USB terminal. In case of Win 10 use device manager.

In PC, open serial line terminal with the assigned COM port number. Speed 115200 bps.

Connect Monitor to the Display Port connector of the TEBF0808 carrier board.

On TEBF0808, press button S1 to start the system (press the button for cca. 1 sec.). (FMC fan starts to rotate, USB terminal starts to display booting information)

Display Port Monitor indicates text "Please wait: Booting..." (white text, black background).

X11 screen opens on Display port.

Mouse and keyboard connected to the TEBF0808 carrier board can be used.

Click on "Terminal" icon (A Unicode capable rxvt)

Terminal opens as an X11 graphic window.

In terminal, use keyboard connected to the TEBF0808 carrier board and type:

```
sh-5.0# cd /media/sd-mmcblk1p1/
sh-5.0# ./test_vadd krnl_vadd.xclbin
```

The application test_vadd should run with this output:

```
sh-5.0# cd /media/sd-mmcblklpl/
sh-5.0# ./test_vadd krnl_vadd.xclbin
INF0: Reading krnl_vadd.xclbin
Loading: 'krnl_vadd.xclbin'
Trying to program device[0]: edge
Device[0]: program successful!
TEST PASSED
sh-5.0#
```

The Vitis application has been compiled to HW and evaluated on custom system with extensible custom te0807_52_240_pfm platform.

Close the rxvt terminal emulator by click "x" icon (in the upper right corner) or by typing:

exit

In X11, click "Shutdown" icon to close down safely.

System is halted. Messages relate to halt of the system can be seen on the USB terminal). The Display Port output is switched off.

The TEBF0808 carrier board can be powered off by pressing on the S1 switch (cca. 1 sec long). The FMC fan stops.

The SD card can be safely removed from the TEBF0808 carrier board, now.

The TEBF0808 carrier board can be disconnected from power.

Test 3: Vitis-AI Demo

This test implements simple AI demo to verify DPU integration to our custom extensible platform. This tutorial follows Xilix Vitis Tutorial for zcu104 with necessary fixes and customizations required for our case.

Create and Build Vitis Design

Create new directory StarterKit_dpu_trd to test Vitis extendable flow example "dpu trd" ~/work/te0807_52_240/StarterKit_dpu_trd

Current directory structure: ~/work/te0807_52_240/StarterKit ~/work/te0807_52_240/StarterKit_pfm ~/work/te0807_52_240/StarterKit_test_vadd ~/work/te0807_52_240/StarterKit_dpu_trd

Change working directory:

\$cd ~/work/te0807_52_240/StarterKit_dpu_trd

In Ubuntu terminal, start Vitis by:

\$ vitis &

In Vitis IDE Launcher, select your working directory ~/work/te0807_52_240/StarterKit_dpu_trd Click on Launch to launch Vitis.

Add Vitis-AI Repository to Vitis

Open menu Window Preferences

Go to Library Repository tab

Add Vitis-Al by clicking Add button and fill the form as shown below, use absolute path to your home folder in field "Location":

| ies 🚽 Vith IDE 🕶 | | 01825.00 | F15 + | | | | - A - | 6 |
|--|---|---------------------------------------|-------------|-------------------------|---------|---------------|----------|---|
| | | | | | | | | |
| File Edit Search Killrix Project Mindow Help | | | | | | | | 5 |
| 0 - 0 0 0 - 5 - 1 + + 0 - 1 # + 1 0 # | Lookok - | | | | | Q (P Oesign | to bebag | |
| Splore H R S & I = 0 | _ | | | | | St Outline II | | |
| | | Prefere | 19089 | a | • | | Pol | |
| | type Filter test. | Library Repositories | | | 1 | | | |
| | - Xina Formula Incoditor | Repository | Settings | | | | | |
| | Guidance | Vids Accelerated Libraries Repository | 10 | witho al | | | | |
| | Library Repositoria Project Preference | | Name | VRb A | | | | |
| | Software Reposits Textidade Reduces | | | VELA | | | | |
| | + Additional | | Dents paran | | | | | |
| | | | Location | /home/devel/vith_al_2_0 | | | | |
| | | | GRURE | | | | | |
| | | | Branch | 2.0 | | | | |
| Austree H R R O % O O I = 0 | | | | | | | | |
| | | Add Remove | | | | | | |
| | | | | Restore Defaults Apply | | | | ł |
| | 43.4 | | | | | | | |
| | U U U U U | | | Earce Apply and D | | | | |
| | 🛛 Console 31 🗶 Problems 🛛 | With Leg @ Caldence | | | 0 9 % D | | | 1 |
| | Build Careele | | | | | | | ĥ |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |

Click Apply and Close.

Field "Location" says that the Vitis-AI repository from github has been cloned into ~ /vitis_ai_2_0 folder, allready in the stage of Petalinux configuration. It is the same Vitis-AI 2.0 package downloaded from the branch 2.0. Use the absolute path to your home directory. It depends on the user name. The user name in the figure is "devel". Replace it by your user name.

Correctly added library appears in Libraries:

Open menu Xilinx Libraries...

You can find there just added Vitis-AI library marked as "Installed" as shown in image:

| Veb 00 - | | 0(123.0985 • | A ** |
|------------------------------------|--|--|-------------------------------------|
| | | Starter CE dea Ind - With IDF | |
| The Edit Search Killex Project Min | dow Help | | |
| 0-000-5-00# 0 | | Mith 178 (Brader | 9. [2 Delgs @ De |
| Contact M | State and a local sector | 110112 (01 010) | a born a |
| | You can broke the available library repositories. Press "D | writed" to download a library repository, or or "Nefresh" to check for the latest spdates. | There is no writer editor that each |
| | Examples from Ebraries will be available as templates whe | screating a new project. | an outline. |
| | First: | R R Details: | |
| | · D Mile Accelerated - Beseler Benerices | Name: Vitis Al | |
| | √vids BLAS Library | suzaled Description Vills Al | |
| | ✓ vidix Codec Library | extalled | |
| | Vidia beta Analytica Library | vstaled installed | |
| | Vita batabasa i brary | tratalised | |
| | Vita DSP Library | installed | |
| | Vitis Ceronics Library | installed | |
| | Vita Creph Library | iretailed | |
| | Villa Openitative Disease Library | initial | |
| | Vills Security Library | installed | |
| Assistant II 🛛 🔅 🔅 🔨 | O Vitis Solier Library | vislated | |
| | Vide SMith Dowy | vetaled | |
| | Vide Vide Library | rataled | |
| | Y VOLN | station | |
| | * erdia | | |
| | x Buck till clatters | | |
| | v 🖶 overlage | | |
| | Wits_Libraries | | 00-1 00-0-0- |
| | Vita Volce Ubrery | iretailed | |
| | | | |
| | | Add to project * | |
| | Refresh + Let updated on Dr. 23, 2022, 981-17 | | Cox Cox |
| | | | |

Create a Vitis-AI Design for our te0807_52_240 custom platform

Select File -> New -> Application project. Click Next.

Skip welcome page if shown.

Click on "+ Add" icon and select the custom extensible platform te0807_52_240_pfm[custom] in the directory:

We can see available PL clocks and frequencies.

 Λ PL4 with 240 MHz clock is has been set as default in the platform creation process.



Click Next.

In "Application Project Details" window type into Application project name: **dpu_trd** Click **Next**.

In "Domain window" type (or select by browse):

"Sysroot path":

~/work/te0807_52_240/StarterKit_pfm/sysroots/cortexa72-cortexa53-xilinx-linux

"Root FS":

~/work/te0807_52_240/StarterKit/os/petalinux/images/linux/rootfs.ext4

"Kernel Image":

~/work/te0807_52_240/StarterKit/os/petalinux/images/linux/Image Click Next.

In "Templates window", if not done before, update "Vitis IDE Examples" and "Vitis IDE Libraries".

In "Find", type: "dpu" to search for the "DPU Kernel (RTL Kernel)" example.

Select: "DPU Kernel (RTL Kernel)"



Click Finish

New project template is created.

In dpu_trd window menu "Active build configuration" switch from "SW Emulation" to "Hardware".



Open file dpu_conf.vh and change in line 37:

`define URAM_DISABLE

to

`define URAM_ENABLE

and save modified file.

This modification is necessary for successful implementation of the DPU on the zcu04-ev module with internal memories implemented in URAMs.

Go to dpu_trd_system_hw_link and double click on dpu_trd_system_hw_link.prj.

Remove sfm_xrt_top kernel from binary container by right clicking on it and choosing remove.

Reduce number of DPU kernels to one.

Configure connection of DPU kernels

On the same tab right click on dpu and choose Edit V++ Options



Click "..." button on the line of V++ Configuration Settings and modify configuration as follows:

```
[clock]
freqHz=20000000:DPUCZDX8G_1.aclk
freqHz=40000000:DPUCZDX8G_1.ap_clk_2
[connectivity]
sp=DPUCZDX8G_1.M_AXI_GP0:HPC0
sp=DPUCZDX8G_1.M_AXI_HP0:HP0
sp=DPUCZDX8G_1.M_AXI_HP2:HP1
```

Update packaging to add dependencies into SD Card

Create a new folder img in your project in dpu_trd/src/app

Download image from provided link and place it to newly created folder dpu_trd/src/app/img.

Double click dpu_trd_system.sprj

Click "..." button on Packaging options

Enter "--package.sd_dir=../../dpu_trd/src/app"

Click OK.

Build DPU_TRD application

In "Explorer" section of Vitis IDE, click on: dpu_trd_system[te0807_52_240_pfm] to select it.

Right Click on: dpu_trd_system[te0807_52_240_pfm] and select in the opened sub-menu: Build project

Run DPU_TRD on Board

Write sd_card.img to SD card using SD card reader.

The sd_card.img file is output of the compilation and packing by Vitis. It is located in directory: ~/work/te0807_52_240/StarterKit_dpu_trd/dpu_trd_system/Hardware/package/

In Windows Pro 10 (or Windows 11 Pro) PC, inst all program Win32DiskImager for this task. Win32 Disk Imager can write raw disk image to removable devices. https://win32diskimager.org/

Boot the board and open terminal on the board either by connecting serial console connection, or by opening ethernet connection to ssh server on the board, or by opening terminal directly using window manager on board. Continue using the embedded board terminal.

Detailed guide how to run embedded board and connect to it can be found in Run Compiled Example Application for Vector Addition.

Check ext4 partition size by:

```
root@petalinux:~# cd /
root@petalinux:~# df .
Filesystem 1K-blocks Used Available Use% Mounted on
/dev/root 564048 398340 122364 77% /
```

Resize partition

```
root@petalinux:~# resize-part /dev/mmcblk1p2
/dev/mmcblk1p2
Warning: Partition /dev/mmcblk1p2 is being used. Are you sure you want to
continue?
parted: invalid token: 100%
Yes/No? yes
End? [2147MB]? 100%
Information: You may need to update /etc/fstab.
resize2fs 1.45.3 (14-Jul-2019)
Filesystem at /dev/mmcblk1p2 is mounted on /media/sd-mmcblk1p2; o
[ 72.751329] EXT4-fs (mmcblk1p2): resizing filesystem from 154804 to
1695488 blocks
n-line resizing required
old_desc_blocks = 1, new_desc_blocks = 1
[ 75.325525] EXT4-fs (mmcblk1p2): resized filesystem to 1695488
The filesystem on /dev/mmcblk1p2 is now 1695488 (4k) blocks long.
```

Check ext4 partition size again, you should see:

root@petalinux:~# df . -h Filesystem Size Used Available Use% Mounted on /dev/root 6.1G 390.8M 5.4G 7% /

The available size would be different according to your SD card size.

Copy dependencies to home folder:

```
# Libraries
root@petalinux:~# cp -r /mnt/sd-mmcblklpl/app/samples/ ~
# Model
root@petalinux:~# cp /mnt/sd-mmcblklpl/app/model/resnet50.xmodel ~
# Host app
root@petalinux:~# cp /mnt/sd-mmcblklpl/dpu_trd ~
# Images to test
root@petalinux:~# cp /mnt/sd-mmcblklpl/app/img/*.JPEG ~
```

Run the application from **/home/root** folder and you can observe that "bell pepper" receives highest score.

```
root@petalinux:~# env XLNX_VART_FIRMWARE=/mnt/sd-mmcblklpl/dpu.xclbin .
/dpu_trd bellpeppe-994958.JPEG
score[945] = 0.992235 text: bell pepper,
score[941] = 0.00315807 text: acorn squash,
score[943] = 0.00191546 text: cucumber, cuke,
score[939] = 0.000904801 text: zucchini, courgette,
score[949] = 0.00054879 text: strawberry,
```

App. A: Change History and Legal Notices

Document Change History

To get content of older revision go to "Change History" of this page and select older document revision number.

| | Documer | It Revision | Author | S | Description |
|--------------|----------|--------------|--------|--------------|--|
| | | | | | fixed link to Vitis Al |
| Error | | Error | | Error | Prepare Develop |
| rendering | | rendering | | rendering | ment Environm |
| macro | | macro | | macro | ent |
| 'page-info' | | 'page-info' | | 'page-info' | |
| Ambiguous | | Ambiguous | | Ambiguous | |
| method | | method | | method | |
| overloading | | overloading | | overloading | |
| for method | | for method | | for method | |
| jdk. | | jdk. | | jdk. | |
| proxy279.\$F | b | proxy279.\$P | | proxy279.\$P | |
| roxy4022#h | | roxy4022#h | | roxy4022#h | |
| asContentLe | 9 | asContentLe | | asContentLe | |
| velPermissio |) | velPermissio | | velPermissio | |
| n. Cannot | | n. Cannot | | n. Cannot | |
| resolve | | resolve | | resolve | |
| which | | which | | which | |
| method to | | method to | | method to | |
| invoke for | | invoke for | | invoke for | |
| [null, class | | [null, class | | [null, class | |
| java.lang. | | java.lang. | | java.lang. | |
| String, | | String, | | String, | |
| class com. | | class com. | | class com. | |
| atlassian. | | atlassian. | | atlassian. | |
| confluence. | | confluence. | | confluence. | |
| pages. | | pages. | | pages. | |
| Page] due | | Page] due | | Page] due | |
| to | | to | | to | |
| overlapping | | overlapping | | overlapping | |
| prototypes | | prototypes | | prototypes | |
| between: | | between: | | between: | |
| [interface | | [interface | | [interface | |

| | 11 11 | 1 1 | |
|--------------|--------------|--------------|---|
| com. | com. | com. | |
| atlassian. | atlassian. | atlassian. | |
| confluence. | confluence. | confluence. | |
| user. | user. | user. | |
| Confluence | Confluence | Confluence | |
| User, class | User, class | User, class | |
| java.lang. | java.lang. | java.lang. | |
| String, | String, | String, | |
| class com. | class com. | class com. | |
| atlassian. | atlassian. | atlassian. | |
| confluence. | confluence. | confluence. | |
| core. | core. | core. | |
| ContentEntit | ContentEntit | ContentEntit | |
| yObject] | yObject] | yObject] | |
| [interface | [interface | [interface | |
| com. | com. | com. | |
| atlassian. | atlassian. | atlassian. | |
| user.User, | user.User, | user.User, | |
| class java. | class java. | class java. | |
| lang.String, | lang.String, | lang.String, | |
| class com. | class com. | class com. | |
| atlassian. | atlassian. | atlassian. | |
| confluence. | confluence. | confluence. | |
| core. | core. | core. | |
| ContentEntit | ContentEntit | ContentEntit | |
| yObject] | yObject] | yObject] | |
| | | | |
| | | | |
| 2022-10-27 | v.21 | UTIA | initial release |
| | all | | |
| | | | |
| | | _ | |
| | | Error | |
| | | rendering | |
| | | macro | |
| | | 'page-info' | |
| | | Ambiguous | |
| | | method | |
| | | | |

overloading for method jdk. proxy279.\$P roxy4022#h asContentLe velPermissio n. Cannot resolve which method to invoke for [null, class java.lang. String, class com. atlassian. confluence. pages. Page] due to overlapping prototypes between: [interface com. atlassian. confluence. user. Confluence User, class java.lang. String, class com. atlassian. confluence. core. ContentEntit yObject]



Document change history.