# **TE0823 Test Board**

### Table of contents

#### Overview 1 Overview

் 1.1 Key Features
ZynqMP PS Design พระเท่า เล่าสามารถ Transport of the Management of the Management

Wiki Resources pagee of the frents org/te0823-info

- 1.4.1 Software
- 1.4.2 Hardware

# Key Features 1.5.1 Design Sources

- Vitis/Vivado 2022 2 Additional Sources
   Petal inux
- PetaLinux 1.5.4 Download

- SD 1.5.4 Dov 2 Design Flow 3 Ealth 1.5.4 Dov 3 Ealth 1.5.4 Dov
- 3.1.1 Get prebuilt boot binaries
  3.1.2 QSPI-Boot mode • RTC
- FMeter
- FMeter
   MAC from EEPR30M3 SD-Boot mode
   User LED
- - 3.2.2 Vivado HW Manager

# \* 4 System Design - Vivado Revision - History 4.1.1 PS Interfaces

onstrains			
		Authors	Description
s2022.2/itis pplication	TE0823-test_board- vivado_2022.2- build_8_202309200 91,958.zip	Manuela Strücker	Release     Vivado 2022.2     new variants
e2022 2 fee ernel cotfs SBL patch (alternative pplications 6.7.1 startup 6.7.2 webfwu oftware 15338	TE0823-test_board- vivado_2021.2- build_20_20221108 082219.zip	Manuela Strücker	bugfix uncomm ent block design modifications in mod_bd.tcl     added jtag2axi for test purposes
egal Notices egal Notices atta Privacy ocument Warranty imitation of Liability opyright Notice echnology Licenses nvironmental Protecti	rest_board_noprebui It-vivado_2021.2- build_19_20221025 110452.zip TE0823-test_board- vivado_2021.2- build_19_20221025 0110452.zip	Manuela Strücker	Release     Vivado     2021.2.1     script update
	■ Vikado Basic modu ■ 4.2.2-Design special sp	■ Vikado Basic module Projecta Built ■ 4.2.2 Design specific constrain TE0823-test_board-vivado_2022.2- build_8_202309200 91958.zip ■ 5.1.3 hello_te0823 ■ 5.1.4 u-boot sign - PetaLinux onfig Boot Boot Boot Boot Boot Boot Boot Boot	■ Vivadib Basic module Project Built ■ 4.2.2 Design specific constrain  R0922 Vitis

• 9 Table of contents

2021-10-27	2020.2	TE0823- test_board_noprebui lt-vivado_2020.2- build_8_202110270 94814.zip TE0823-test_board- vivado_2020.2- build_8_202110270 94802.zip	Mohsen Chamanbaz /John Hartfiel	replace 19.2 fsbl template with 20.2     new variants
2021-08-24	2020.2	TE0823- test_board_noprebui lt-vivado_2020.2- build_7_202108241 03952.zip TE0823-test_board- vivado_2020.2- build_7_202108241 03936.zip	Mohsen Chamanbaz	<ul> <li>startup application added</li> <li>webfwu application added</li> </ul>
2021-08-17	2020.2	TE0823- test_board_noprebui lt-vivado_2020.2- build_7_202108171 13507.zip TE0823-test_board- vivado_2020.2- build_7_202108171 13435.zip	Mohsen Chamanbaz	• 2020.2 release
2020-03-16	2019.2	TE0823-test_board-vivado_2019.2-build_8_202003161 63150.zip TE0823-test_board_noprebuilt-vivado_2019.2-build_8_202003161 63202.zip	John Hartfiel	• initial release

Design Revision History

### **Release Notes and Know Issues**

Issues	Description	Workaround	To be fixed version
Xilinx Software	Incompatibility of board files for ZynqMP with eMMC activated for Vivado versions below /equal to 2021.2 and 2021.2.1 patch, see Xilinx Forum Request	use corresponding board files for the Vivado versions	-

Known Issues

# Requirements

### Software

Software	Version	Note
Vitis	2022.2	needed Vivado is included into Vitis installation
PetaLinux	2022.2	needed

SI ClockBuilder Pro		optional
---------------------	--	----------

#### Software

### **Hardware**

Basic description of TE Board Part Files is available on TE Board Part Files.

Complete List is available on "roject folder>\board\_files\\*\_board\_files.csv"

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	ЕММС	Others	Notes
TE0823-01- 3PIU1FL	3cg_1li_1gb	REV01	1GB	128MB	8GB	NA	Low Profile Connector
TE0823-01- 3PIU1FA	3cg_1li_1gb	REV01	1GB	128MB	8GB	NA	NA
TE0823-01- S001	3cg_1li_2gb	REV01	2GB	128MB	8GB	NA	Custom, AN: 3PI?1FA
TE0823-01- 3PIU1ML	3cg_1li_1gb	REV01	1GB	128MB	8GB	NA	Low Profile Connector, other emmC Manuf.
TE0823-01- 3PIU1MA	3cg_1li_1gb	REV01	1GB	128MB	8GB	NA	other emmC Manuf.
TE0823-01- S002	3cg_1li_2gb	REV01	2GB	128MB	8GB	NA	Custom, other emmC Manuf., AN: 3PI?1FA
TE0823-01- 3PIU1MAZ	3cg_1li_1gb	REV01	1GB	128MB	8GB	NA	other emmC Manuf.
TE0823-01- S003	3cg_1li_2gb	REV01	2GB	128MB	8GB	NA	Custom, other emmC Manuf., AN: 3PI?1FA

<sup>\*</sup>used as reference

#### **Hardware Modules**

Design supports following carriers:

Carrier Model	Notes
TE0701	Important: See restrictions on usage with 7 Serie Carriers: 4 x 5 SoM Carriers
TE0703*	<ul> <li>Important: See restrictions on usage with 7 Serie Carriers: 4 x 5 cm carriers</li> <li>Used as reference carrier.</li> </ul>

TE0705	Important: See restrictions on usage with 7     Serie Carriers: 4 x 5 SoM Carriers
TE0706	Important: See restrictions on usage with 7     Serie Carriers: 4 x 5 SoM Carriers
TEBA0841	<ul> <li>Important: See restrictions on usage with 7 Serie Carriers: 4 x 5 SoM Carriers</li> <li>No SD Slot available, pins goes to Pin Header</li> <li>For TEBA0841 REV01, please contact TE support</li> </ul>
TEF1002	Important: See restrictions on usage with 7 Serie Carriers: 4 x 5 SoM Carriers

<sup>\*</sup>used as reference

#### **Hardware Carrier**

#### Additional HW Requirements:

Additional Hardware	Notes
USB Cable for JTAG/UART	Check Carrier Board and Programmer for correct type
XMOD Programmer	Carrier Board dependent, only if carrier has no own FTDI
Cooler	It's recommended to use cooler on ZynqMP device

<sup>\*</sup>used as reference

#### **Additional Hardware**

### Content

For general structure and of the reference design, see Project Delivery - AMD devices

### **Design Sources**

Туре	Location	Notes
Vivado	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	Vivado Project will be generated by TE Scripts
Vitis	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation

PetaLinux	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	PetaLinux template with current configuration
-----------	--	---

#### Design sources

### **Additional Sources**

Туре	Location	Notes
SI5338	<pre><pre><pre><pre><pre><pre><pre>folder&gt;\misc\PLL\Si5338</pre></pre></pre></pre></pre></pre></pre>	SI5338 Project with current PLL Configuration
init.sh	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	Additional Initialization Script for Linux

Additional design sources

### **Prebuilt**

File	File-Extension	Description
BIF-File	*.bif	File with description to generate Bin-File
BIN-File	*.bin	Flash Configuration File with Boot-Image (Zynq-FPGAs)
BIT-File	*.bit	FPGA (PL Part) Configuration File
Boot Script-File	*.scr	Distro Boot Script file
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports		Report files in different formats
Device Tree	*.dts	Device tree (2 possible, one for u-boot and one for linux)
Hardware-Platform-Description- File	*.xsa	Exported Vivado hardware description file for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
OS-Image	*.ub	Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

Prebuilt files (only on ZIP with prebult content)

### **Download**

Reference Design is only usable with the specified Vivado/Vitis/PetaLinux version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

• TE0823 "Test Board" Reference Design

### **Design Flow**



Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first launch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

#### See also:

- AMD Development Tools#XilinxSoftware-BasicUserGuides
- Vivado Projects TE Reference Design
- Project Delivery.

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "\_create\_win\_setup.cmd" on Windows OS and "\_create\_linux\_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/SDK GUI. For currently Scripts limitations on Win and Linux OS see: Project Delivery Currently limitations of functionality



**Caution!** Win OS has a 260 character limit for path lengths which can affect the Vivado tools. To avoid this issue, use Virtual Drive or the shortest possible names and directory locations for the reference design (for example "x:\roject folder>")

1. Run \_create\_win\_setup.cmd/\_create\_linux\_setup.sh and follow instructions on shell:

```
_create_win_setup.cmd/_create_linux_setup.sh
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: <absolute project path>
  -----
-----TE Reference
Design-----
-- (0) Module selection guide, project creation...prebuilt export...
\operatorname{--} (1) Create minimum setup of CMD-Files and exit Batch
-- (2) Create maximum setup of CMD-Files and exit Batch
-- (3)
      (internal only) Dev
-- (4) (internal only) Prod
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (g) Install Board Files from Xilinx Board Store (beta)
-- (a) Start design with unsupported Vivado Version (beta)
-- (x) Exit Batch (nothing is done!)
Select (ex.:'0' for module selection guide):
```

- 2. Press 0 and enter to start "Module Selection Guide"
- Create project and follow instructions of the product selection guide, settings file will be configured automatically during this process.



optional for manual changes: Select correct device and Xilinx install path on "design\_basic\_settings.cmd" and create Vivado project with "vivado\_create\_project\_guimode.cmd"



Note: Select correct one, see also Vivado Board Part Flow

4. Create hardware description file (.xsa file) for PetaLinux project and export to prebuilt folder

run on Vivado TCL (Script generates design and export files into "roject folder>\prebuilt\hardware\<short name>")

TE::hw\_build\_design -export\_prebuilt



Using Vivado GUI is the same, except file export to prebuilt folder.

- 5. Create and configure your PetaLinux project with exported .xsa-file, see PetaLinux KICKstart
  - use TE Template from "<project folder>\os\petalinux"
  - use exported .xsa file from "<project folder>\prebuilt\hardware\<short name>" . Note: HW Export from Vivado GUI creates another path as default workspace.

    The build images are located in the "<plnx-proj-root>/images/linux" directory
- 6. Configure the boot.scr file as needed, see Distro Boot with Boot.scr
- 7. Generate Programming Files with Vitis (recommended)
  - a. Copy PetaLinux build image files to prebuilt folder
    - copy u-boot.elf, system.dtb, bl31.elf, image.ub and boot.scr from "<plnxproj-root>/images/linux" to prebuilt folder



""ct folder>\prebuilt\os\petalinux\<ddr size>" or "project folder>\prebuilt\os\petalinux\<short name>"

b. Generate Programming Files with Vitis

run on Vivado TCL (Script generates applications and bootable files, which are defined in "test\_board\sw\_lib\apps\_list.csv")

TE::sw\_run\_vitis -all TE::sw\_run\_vitis (optional; Start Vitis from Vivado GUI or start with TE Scripts on Vivado TCL)



TCL scripts generate also platform project, this must be done manually in case GUI is used. See Vitis

8. Generate Programming Files with Petalinux (alternative), see PetaLinux KICKstart

#### Launch

### **Programming**





Check Module and Carrier TRMs for proper HW configuration before you try any design.

Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch

Xilinx documentation for programming and debugging: Vivado/Vitis/SDSoC-Xilinx Software Programming and Debugging

Note: Depending on CPLD Firmware and Boot Mode settings, QSPI boot with Linux image on SD or complete SD Boot is possible.

### Get prebuilt boot binaries

- 1. Run \_create\_win\_setup.cmd/\_create\_linux\_setup.sh and follow instructions on shell
- 2. Press 0 and enter to start "Module Selection Guide"
  - a. Select assembly version
  - b. Validate selection
  - c. Select Create and open delivery binary folder



Note: Folder ""roject folder>\\_binaries\_<Article Name>" with subfolder
"boot\_<app name>" for different applications will be generated

#### **QSPI-Boot mode**

Option for Boot.bin on QSPI Flash and image.ub and boot.scr on SD or USB.

- 1. Connect JTAG and power on carrier with module
- Open Vivado Project with "vivado\_open\_existing\_project\_guimode.cmd" or if not created, create with "vivado\_create\_project\_guimode.cmd"

#### run on Vivado TCL (Script programs BOOT.bin on QSPI flash)

```
TE::pr_program_flash -swapp u-boot
TE::pr_program_flash -swapp hello_te0823 (optional)
```

- 3. Copy image.ub and boot.scr on SD or USB
  - use files from "roject folder>\\_binaries\_<Article Name>\boot\_linux"
    from generated binary folder,see: Get prebuilt boot binaries
  - or use prebuilt file location, see "roject folder>\prebuilt\file\_location.txt"
- 4. Set Boot Mode to **QSPI-Boot** and insert **SD** or **USB**.
  - · Depends on Carrier, see carrier TRM.

#### **SD-Boot mode**

- 1. Copy image.ub, boot.src and Boot.bin on SD
  - use files from "roject folder>\\_binaries\_<Article Name>\boot\_linux" from generated binary folder, see: Get prebuilt boot binaries
  - or use prebuilt file location, see "roject folder>\prebuilt\file\_location.txt"
- 2. Set Boot Mode to SD-Boot.
  - Depends on Carrier, see carrier TRM.
- 3. Insert SD-Card in SD-Slot.

Not used on this Example.

### **Usage**

- 1. Prepare HW like described on section Programming
- 2. Connect UART USB (most cases same as JTAG)
- 3. Select SD Card or QSPI as Boot Mode (Depends on used programming variant)



Note: See TRM of the Carrier, which is used.



Starting with Petalinux version 2020.1, the industry standard "Distro-Boot" boot flow for U-Boot was introduced, which significantly expands the possibilities of the boot process and has the primary goal of making booting much more standardised and predictable.

The boot options described above describe the common boot processes for this hardware; other boot options are possible.

For more information see Distro Boot with Boot.scr

- 4. Power On PCB
  - 1. ZyngMP Boot ROM loads PMU Firmware and FSBL from SD/QSPI Flash into OCM
  - 2. FSBL init PS, programs PL using the bitstream and loads U-boot from SD into DDR,
  - 3. U-boot loads Linux (image.ub) from SD/QSPI/... into DDR

#### Linux

- Open Serial Console (e.g. putty)
   Speed: 115200

  - Select COM Port



Win OS, see device manager, Linux OS see dmesg |grep tty (UART is \*USB1)

2. Linux Console:

```
# password disabled
petalinux login: root
Password: root
```



Note: Wait until Linux boot finished

3. You can use Linux shell now.

```
i2cdetect -y -r 0
                         (check I2C 0 Bus)
dmesg | grep rtc
                        (RTC check)
udhcpc
                                      (ETHO check)
lsusb
                                      (USB check)
```

4. Option Features

- Webserver to get access to Zynq
  - $\circ \;$  insert IP on web browser to start web interface
- init.sh scripts
  - add init.sh script on SD, content will be load automatically on startup (template included in "roject folder>\misc\SD")

### **Vivado HW Manager**


Open Vivado HW-Manager and add VIO signal to dashboard (\*.ltx located on prebuilt folder).

#### Control:

- GTR Power: set X0=0 and X1=1 to disable GTR Power
- USER LED: On/OFF

#### Monitoring:


Note: Frequency Counter is inaccurate and displayed unit is Hz



Vivado Hardware Manager

# System Design - Vivado

### **Block Design**



#### **Block Design**

### **PS** Interfaces

Activated interfaces:

Туре	Note
DDR	
QSPI	MIO
SD0	MIO
SD1	MIO
I2C0	MIO
UART0	MIO
GPIO0	MIO
SWDT01	
TTC03	
GEM3	MIO
USB0	MIO, USB2 only

PS Interfaces

### **Constrains**

### **Basic module constrains**

#### \_i\_bitgen\_common.xdc

set\_property BITSTREAM.GENERAL.COMPRESS TRUE [current\_design]
set\_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current\_design

### Design specific constrain

```
set_property PACKAGE_PIN K9 [get_ports {SI5338_CLKO_D_clk_p[0]}]
set_property IOSTANDARD LVDS [get_ports {SI5338_CLKO_D_clk_p[0]}]
set_property DIFF_TERM TRUE [get_ports {SI5338_CLKO_D_clk_p[0]}]
set_property PACKAGE_PIN B13 [get_ports {x0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {x0[0]}]
set_property PACKAGE_PIN B14 [get_ports {x1[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {x1[0]}]
set_property PACKAGE_PIN C13 [get_ports {x1[0]}]
set_property PACKAGE_PIN C14 [get_ports {PHY_LED[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PHY_LED^*}]
set_property PACKAGE_PIN A15 [get_ports {USRLED[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {USRLED[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {USRLED^*}]
set_property PACKAGE_PIN B14 [get_ports {x1[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {x1[0]}]
```

### Software Design - Vitis

For Vitis project creation, follow instructions from:

Vitis

### **Application**

Template location: "roject folder>\sw\_lib\sw\_apps\"

### zynqmp\_fsbl

TE modified 2022.2 FSBL

General:

- Modified Files: xfsbl\_main.c, xfsbl\_hooks.h/.c, xfsbl\_board.h/.c (search for 'TE Mod' on source code)
- Add Files: te\_xfsbl\_hooks.h/.c (for hooks and board)
- · General Changes:
  - Display FSBL Banner and Device Name

Module Specific:

- Add Files: all TE Files start with te\_\*
  - Si5338 Configuration
  - ETH+OTG Reset over MIO

### zynqmp\_pmufw

Xilinx default PMU firmware.

#### hello te0823

Hello TE0823 is a Xilinx Hello World example as endless loop instead of one console output.

#### u-boot

U-Boot.elf is generated with PetaLinux. Vitis is used to generate Boot.bin.

### Software Design - PetaLinux

For PetaLinux installation and project creation, follow instructions from:

PetaLinux KICKstart

### **Config**

Start with petalinux-config or petalinux-config --get-hw-description

#### Changes:

- select SD default instead of eMMC:
  - CONFIG\_SUBSYSTEM\_PRIMARY\_SD\_PSU\_SD\_1\_SELECT=y
- add new flash partition for bootscr and sizing
  - ONFIG\_SUBSYSTEM\_FLASH\_PSU\_QSPI\_0\_BANKLESS\_PART0\_SIZE=0x2000000
  - CONFIG\_SUBSYSTEM\_FLASH\_PSU\_QSPI\_0\_BANKLESS\_PART1\_SIZE=0x2000000
  - ONFIG\_SUBSYSTEM\_FLASH\_PSU\_QSPI\_0\_BANKLESS\_PART2\_SIZE=0x40000
  - ° CONFIG\_SUBSYSTEM\_FLASH\_PSU\_QSPI\_0\_BANKLESS\_PART3\_NAME="bootscr"
  - ° CONFIG\_SUBSYSTEM\_FLASH\_PSU\_QSPI\_0\_BANKLESS\_PART3\_SIZE=0x80000
- Identification
  - CONFIG\_SUBSYSTEM\_HOSTNAME="trenz"
  - CONFIG\_SUBSYSTEM\_PRODUCT="TE0823"

#### **U-Boot**

## Start with **petalinux-config -c u-boot** Changes:

- MAC from eeprom together with uboot and device tree settings:
  - CONFIG\_ENV\_OVERWRITE=y
  - CONFIG\_ZYNQ\_MAC\_IN\_EEPROM is not set
  - CONFIG\_NET\_RANDOM\_ETHADDR is not set
- Boot Modes:
  - CONFIG\_QSPI\_BOOT=y
  - CONFIG\_SD\_BOOT=y
  - CONFIG\_ENV\_IS\_IN\_FAT is not set
  - CONFIG\_ENV\_IS\_IN\_NAND is not set
  - CONFIG\_ENV\_IS\_IN\_SPI\_FLASH is not set
  - CONFIG\_SYS\_REDUNDAND\_ENVIRONMENT is not set
  - CONFIG\_BOOT\_SCRIPT\_OFFSET=0x4040000
- Identification
  - CONFIG\_IDENT\_STRING=" TE0823"

#### Change platform-top.h:

```
#include <configs/xilinx_zynqmp.h>
#no changes
```

#### **Device Tree**

#### project-spec\meta-user\recipes-bsp\device-tree\files\system-user.dtsi

```
/include/ "system-conf.dtsi"
/*----*/
&sdhci1 {
   disable-wp;
   no-1-8-v;
};
/*----*/
&dwc3_0 {
   status = "okay";
   dr_mode = "host";
   maximum-speed = "high-speed";
   /delete-property/phy-names;
   /delete-property/phys;
   /delete-property/snps,usb3_lpm_capable;
   snps,dis_u2_susphy_quirk;
   snps,dis_u3_susphy_quirk;
};
&usb0 {
  status = "okay";
   /delete-property/ clocks;
   /delete-property/ clock-names;
   clocks = <0x3 0x20>;
   clock-names = "bus_clk";
};
/*----*/
&gem3 {
   /delete-property/ local-mac-address;
   phy-handle = <&phy0>;
   nvmem-cells = <&eth0_addr>;
   nvmem-cell-names = "mac-address";
   phy0: phy0@1 {
      device_type = "ethernet-phy";
      reg = <1>;
   };
};
%qspi {
   #address-cells = <1>;
   #size-cells = <0>;
   status = "okay";
   flash0: flash@0 {
      compatible = "jedec,spi-nor";
      reg = \langle 0x0 \rangle;
      #address-cells = <1>;
      #size-cells = <1>;
   };
};
```

```
/*----*/
&i2c0 {
    eeprom: eeprom@50 {
        compatible = "microchip,24aa025", "atmel,24c02";
        reg = <0x50>;

        #address-cells = <1>;
        #size-cells = <1>;
        eth0_addr: eth-mac-addr@FA {
        reg = <0xFA 0x06>;
        };
    };
};
```

#### **Kernel**

Start with petalinux-config -c kernel

Changes:

- Only needed to fix JTAG Debug issue:
  - o CONFIG CPU FREQ is not set

#### **Rootfs**

Start with petalinux-config -c rootfs

Changes:

- For web server app:
  - CONFIG\_busybox-httpd=y
- For additional test tools only:
  - CONFIG\_i2c-tools=y
  - CONFIG\_packagegroup-petalinux-utils=y (util-linux,cpufrequtils,bridge-utils,mtd-utils, usbutils,pciutils,canutils,i2c-tools,smartmontools,e2fsprogs)
- · For auto login
  - CONFIG\_auto-login=y
  - CONFIG\_ADD\_EXTRA\_USERS="root:root;petalinux:;"

### FSBL patch (alternative for vitis fsbl trenz patch)

 $See \ "\c project folder>\c healinux\project-spec\meta-user\c pes-bsp\embeddeds w"$ 

te\_\* files are identical to files in "roject folder>\sw\_lib\sw\_apps\zynqmp\_fsbl\src" except for the PLL files (SI5338) which depend on PLL revision. The PLL files may have to be copied again manually into the appropriate petalinux folder "roject folder>\os\petalinux\project-spec\meta-user\recipes-bsp\embeddedsw\fsbl-firmware\git\lib\sw\_apps\zynqmp\_fsbl\src"

### **Applications**

See "roject folder>\os\petalinux\project-spec\meta-user\recipes-apps\"

#### startup

Script App to load init.sh from SD Card if available.

#### webfwu

Webserver application suitable for Zynq access. Need busybox-httpd

### **Additional Software**

### **SI5338**

File location "roject folder>\misc\PLL\Si5338\Si5338-\*.slabtimeproj"

General documentation how you work with these project will be available on Si5338

# Appx. A: Change History and Legal Notices

### **Document Change History**

To get content of older revision got to "Change History" of this page and select older document revision number

Date	Document Revision	Authors	Description
			<ul> <li>Release Vivado 2022.2</li> <li>new variants</li> </ul>
Error	Error	Error	
renderi	renderi	renderi	
ng	ng	ng	
macro	macro	macro	
'page-	'page-	'page-	
info'	info'	info'	
Ambiguo	Ambiguo	Ambiguo	
us	us	us	
method	method	method	
overload	overload	overload	
ing for	ing for	ing for	
method	method	method	
jdk.	jdk.	jdk.	
proxy27	proxy27	proxy27	
9.\$Proxy	9.\$Proxy	9.\$Proxy	
4022#ha	4022#ha	4022#ha	

sConten	sConten	sConten
tLevelPe	tLevelPe	tLevelPe
rmission	rmission	rmission
Cannot	Cannot	Cannot
resolve	resolve	resolve
which	which	which
method	method	method
to	to	to
invoke	invoke	invoke
for [null,	for [null,	for [null,
class	class	class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.	ce.	ce.
pages.	pages.	pages.
Page]	Page]	Page]
due to	due to	due to
overlapp	overlapp	overlapp
ing	ing	ing
prototyp	prototyp	prototyp
es	es	es
between	between	between
:	:	:
[interfac	[interfac	[interfac
e com.	e com.	e com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.user.	ce.user.	ce.user.
Conflue	Conflue	Conflue
nceUser	nceUser	nceUser
, class	, class	, class
, 5.400	, 0.000	, 5,635
	11	1

2022-11.18		v.13		Manuela St	rücker	bugfix uncomment block design modifications in mod_bd.tcl     added jtag2axi for test purposes
	EntityOb ject]		EntityOb ject]		EntityOb ject]	
(	Content		Content		Content	
(	ce.core.		ce.core.		ce.core.	
(	confluen		confluen		confluen	
	.					
	atlassian		atlassian		atlassian	
	com.		com.		com.	
	class		class		class	
	String,		String,		String,	
	lang.		lang.		lang.	
	java.		java.		java.	
	class		class		class	
	User,		User,		User,	
	.user.		.user.		.user.	
	atlassian		atlassian		atlassian	
	e com.		e com.		e com.	
	ject] [interfac		ject] [interfac		ject] [interfac	
	EntityOb		EntityOb		EntityOb	
	Content		Content		Content	
	ce.core.		ce.core.		ce.core.	
	confluen		confluen		confluen	
á	atlassian		atlassian		atlassian	
	com.		com.		com.	
(	class		class		class	
;	String,		String,		String,	
ı	lang.		lang.		lang.	
j	java.		java.		java.	

2022-10-25	v.11	Manuela Strücker	Release Vivado 2021.2.1     script update
2022-10-27	v.9	John Hartfiel	new design files and variants
2021-08-24	v.8	John Hartfiel	startup application added     webfwu application added
2021-08-18	v.7	Mohsen Chamanbaz	• 2020.2 release
2020-03-17	v.4	John Hartfiel	• 2019.2 release
	AII	Error renderi ng macro 'page- info'  Ambiguo us method overload ing for method jdk. proxy27 9.\$Proxy 4022#ha sConten tLevelPe rmission . Cannot resolve	

method

to

invoke

for [null,

class

java.

lang.

. .

String,

class

com.

atlassian

.

confluen

ce.

pages.

Page]

due to

overlapp

ing

prototyp

es

between

:

[interfac

e com.

atlassian

.

confluen

ce.user.

Conflue

nceUser

, class

java.

lang.


String,

class

com.

atlassian

.



Document change history.

### **Legal Notices**

### **Data Privacy**

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

### **Document Warranty**

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

### **Limitation of Liability**

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

### **Copyright Notice**

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

### **Technology Licenses**

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

#### **Environmental Protection**

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

### **REACH, RoHS and WEEE**

#### REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

#### **RoHS**

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

#### WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

#### Error rendering macro 'page-info'

com.atlassian.confluence.core.ContentEntityObject]

Ambiguous method overloading for method jdk.

proxy279.\$Proxy4022#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user.

ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.

ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class