TE0818 TRM

Download PDF version of this document. Table of contents

Overview 1 Overview

The Trenz Electronic TEOS is an industrial grade MPSoC SOM integrating an AMD Zynq UltraScale+ MPSoC, DDR4 SDRAM with 64 Bit width data bus connection, SPI Boot Flash memory for configuration and operation, transcender and powerful switch-mode power supplies for all on-board voltages. A large number of configurable //S is provided via rugged high-speed stacking connections in a compact 5.2 cm x 7.6 cm form factor constants

• 3 On-board Peripherals Refer to http://ren/ DBR4 SDRAM documentation. 3.2 Quad SPI Flash

- 3.3 EEPROM

Key Featl Clock Generator

- 4 Configuration and System Control Signals
- 5 Sover and Power-On Sequence
- ⁶ 5. Device: 2019 / ZU15¹⁾
 ⁶ 5.2 Recommended Rower up Sequencing


 ⁶ Board to Board Connectors
 ⁶ 6. Speedgrade: -1 / -2¹⁾


 - 6.2 Emperature Range: Extended / Industrial ¹⁾
 - 6.9 ackage:t5F5/€900 Ratings
 - RAM/Storagerent Rating
 - ° 6.54 GByte ODR4-SDRAM Ratings
- 6.6.4 (Byte ODR#S) DRAM Hatings
 6.6.4 (Byte ODR#S) DRAM Hatings
 7 Technical Effective Wath MAC address
 On Boz 1 Absolute Maximum Ratings *)
 7 Deschart Absolute Maximum Ratings *)
 7 Deschart Absolute Maximum Ratings *)
 7 Deschart Absolute Maximum Ratings *)
 8 Currently Offerse Catinations
 8 Currently Offerse Catination (ADM6)
 9 Revision History up to 204 PL IO
 9.1 Hardware Revision History
 9.2 Document Change History

- - - 9.2 Document ChangepHistory
- 10 Disclaimer • HD: 48
 - 10.1 Data Priv 16 65 PS MIO
 - 10.2 Document Warranty
 - 10.3 Limitation of Liability
 - · 10.4 Copyright, Notice, CONFIG
 - Power^{10.5} Technology Licenses


power to: 5 retrinology Electrone (10.6 Environmental Protection 0.0 - 10.7 REACH, ROHS and WEEE) Dimension 11 Table of 6 mm x 52 mm


- Notes
 - ¹⁾ Please, take care of the possible assembly options. Furthermore, check whether the power supply is powerful enough for your FPGA design.
 - ²⁾ Up to 32 GByte are possible with a maximum bandwidth of 2400 MBit/s.
 - ³⁾ Please, take care of the possible assembly options.
 - ⁴⁾ Dependent on the assembly option a higher input voltage may be possible






Main Components







TExxxx main components

- SoC, U1
 DDR4, U2, U3, U9, U12
 Quad SPI Flash, U7, U17
 Connector, J1, J2, J3, J4

- 5. EEPROM, U4
 6. Clock Generator, U5
 7. Oscillator, U25, U32

Initial Delivery State

| Storage device name | Content |
|------------------------------|---|
| DDR4 SDRAM | not programmed |
| Quad SPI Flash | not programmed |
| EEPROM | not programmed besides factory programmed MAC address |
| Programmable Clock Generator | not programmed |

Initial delivery state of programmable devices on the module

Signals, Interfaces and Pins

Connectors

| Connector Type | Designator | Interface | IO CNT | Notes |
|----------------|------------|-----------|----------------------|-------|
| B2B | J1 | MGT PL | 12 x MGT (RX /TX) | |
| B2B | J1 | HP | 52 SE / 24 DIFF | |
| B2B | J2 | MGT PS | 2 x MGT CLK | |
| B2B | J2 | CLK | DIFF CLK | |
| B2B | J2 | MGT PL | 4 x MGT (RX /TX) | |
| B2B | J2 | MGT PS | 4 x MGT (RX /TX) | |
| B2B | J2 | CFG | JTAG | |
| B2B | J2 | CFG | MODE | |
| B2B | J3 | HD | 48 SE / 24 DIFF | |
| B2B | J3 | MGT PL | 3 x MGT CLK | |

| B2B | J3 | CLK | DIFF CLK |
|-----|----|-----|---------------------|
| B2B | J3 | MIO | 65 GPIO |
| B2B | J4 | HP | 104 SE / 48 DIFF |

Board Connectors

Test Points

| Test Point | Signal | Notes | Revision Notes |
|------------|-----------|-----------------------------------|------------------------|
| TP1 | PLL_SCL | pulled-up to PS_1V8 | |
| TP2 | PLL_SDA | pulled-up to PS_1V8 | |
| TP3 | LP_DCDC | | |
| TP4 | DCDCIN | | |
| TP5 | GND | | |
| TP6 | тск | | |
| TP7 | PL_DCIN | | |
| TP8 | GND | | |
| TP9 | GT_DCDC | | |
| TP10 | GND | | |
| TP11 | TDI | | |
| TP12 | TDO | | |
| TP13 | TMS | | |
| TP14 | PS_1V8 | | |
| TP15 | 1V25_REF | REF3312AIDCKT (U33) ouput voltage | No Net Name for REV01. |
| TP16 | FP_0V85 | | |
| TP17 | DDR_2V5 | | |
| TP18 | DDR_PLL | | |
| TP19 | PL_VCCINT | | |
| TP20 | AUX_R | | |
| TP21 | AVTT_R | | |
| TP22 | AUX_L | | |
| TP23 | DDR4-TEN | | Only REV02. |
| TP24 | AVCC_R | | |
| TP25 | PLL_SDA | pulled-up to PS_1V8 | Only REV02. |
| TP26 | AVTT_L | | |
| TP27 | PLL_SCL | pulled-up to PS_1V8 | Only REV02. |
| TP28 | AVCC_L | | |
| TP29 | LP_DCDC | | Only REV02. |
| TP30 | PS_PLL | | |

| TP31 | PS_AVTT | |
|------|-------------|-------------|
| TP32 | LP_0V85 | |
| TP33 | PS_AUX | |
| TP34 | PS_AVCC | |
| TP35 | DCDCIN | Only REV02. |
| TP36 | POR_B | |
| TP37 | PL_DCIN | Only REV02. |
| TP38 | GT_DCDC | Only REV02. |
| TP39 | PS_1V8 | Only REV02. |
| TP40 | 1V25_REF | Only REV02. |
| TP41 | FP_0V85 | Only REV02. |
| TP42 | DDR_2V5 | Only REV02. |
| TP43 | DDR_PLL | Only REV02. |
| TP44 | PL_VCCINT | Only REV02. |
| TP45 | AUX_R | Only REV02. |
| TP46 | AVTT_R | Only REV02. |
| TP47 | AUX_L | Only REV02. |
| TP48 | AVCC_R | Only REV02. |
| TP49 | AVTT_L | Only REV02. |
| TP50 | AVCC_L | Only REV02. |
| TP51 | PS_PLL | Only REV02. |
| TP52 | PS_AVTT | Only REV02. |
| TP53 | LP_0V85 | Only REV02. |
| TP54 | PS_AUX | Only REV02. |
| TP55 | PS_AVCC | Only REV02. |
| TP56 | DDR_1V2 | Only REV02. |
| TP57 | DDR_1V2 | Only REV02. |
| TP58 | SI_PLL_1V8 | Only REV02. |
| TP59 | SI_PLL_1V8 | Only REV02. |
| TP60 | PL_GT2_1V35 | Only REV02. |
| TP61 | PL_GT2_1V35 | Only REV02. |
| TP62 | PL_GT2_1V05 | Only REV02. |
| TP63 | PL_GT2_1V05 | Only REV02. |
| TP64 | PL_GT_1V35 | Only REV02. |
| TP65 | PL_GT_1V35 | Only REV02. |
| TP66 | PL_GT_1V05 | Only REV02. |
| TP67 | PL_GT_1V05 | Only REV02. |
| TP68 | 3.3VIN | Only REV02. |
| TP69 | 3.3VIN | Only REV02. |
| TP70 | DCDC_2V0 | Only REV02. |

| DCDC_2V0 | Only REV02. |
|-----------|---|
| PS_GT_1V0 | Only REV02. |
| PS_GT_1V0 | Only REV02. |
| PL_1V8 | Only REV02. |
| PL_1V8 | Only REV02. |
| VREFA | Only REV02. |
| VREFA | Only REV02. |
| VTT | Only REV02. |
| VTT | Only REV02. |
| | PS_GT_1V0 PS_GT_1V0 PL_1V8 PL_1V8 VREFA VREFA |

Test Points Information

On-board Peripherals

| Chip/Interface | Designator | Connected To | Notes |
|--------------------|-----------------|-----------------|---------------|
| DDR4 SDRAM | U2, U3, U9, U12 | SoC - PS | |
| Quad SPI Flash | U7, U17 | SoC - PS | Booting. |
| EEPROM | U4 | B2B - J2 | |
| Clock Generator | U5 | SoC, B2B | |
| Oscillator | U25 | Clock Generator | 25 MHz |
| Oscillator | U32 | SoC | 33.333333 MHz |

On board peripherals

Configuration and System Control Signals

| Connector+Pin | Signal Name | Direction ¹⁾ | Description |
|---------------|--------------|-------------------------|---|
| J1.A45 | POR_OVERRIDE | IN | Override power-on reset delay ²⁾ . |
| J2.A30 | PG_PLL_1V8 | OUT | SI_PLL_1V8 power rail powered-up. |
| J2.A31 | ERR_OUT | OUT | PS error indication ²⁾ . |
| J2.A34 | ERR_STATUS | OUT | PS error status ²⁾ . |
| J2.A35 | LP_GOOD | OUT | Low-power domain powered-up. Pulled up to 3.3VIN. |

| J2.A36 | PLL_SCL | IN | I2C clock. Pulled up to |
|--------------------------------------|-----------------------|------------------|---|
| J2.A37 | PLL_SDA | IN/OUT | PS_1V8. I2C data. Pulled up to PS_1V8. |
| J2.A40 | PG_GT_L | OUT | Left GTH Transceivers |
| J2.A41 | EN_PSGT | IN | Enable GTR transceiver power-up. |
| J2.A44 / J2.A45 / J2.A46 / J2.A47 | TCK / TDI / TDO / TMS | Signal-dependent | JTAG configuration and debugging interface. JTAG reference voltage: PS_1V8 |
| J2.B29 | PG_PSGT | OUT | GTR transceivers powered-up. |
| J2.B30 | PROG_B | IN/OUT | Power-on reset ²⁾ . Pulled- up to PS_1V8. |
| J2.B33 | SRST_B | IN | System reset ²⁾ . Pulled-up to PS_1V8. |
| J2.B34 | INIT_B | IN/OUT | Initialization completion indicator after POR ²⁾ . Pulled-up to PS_1V8. |
| J2.B37 | PG_PL | OUT | Programmable logic powered-up. |
| J2.B38 | EN_FPD | IN | Enable full-power domain power-up. |
| J2.B41 | PG_FPD | OUT | Full-power domain powered-up. |
| J2.B42 | EN_LPD | IN | Enable low-power domain power-up. |
| J2.B45 | PG_DDR | OUT | DDR power supply powered-up. |
| J2.B46 | DONE | OUT | PS done signal ²⁾ . Pulled- up to PS_1V8. |
| J2.B47 | EN_DDR | IN | Enable DDR power-up. |
| J2.C30 | EN_GT_L | IN | Enable left GTH transceiver power-up. |
| J2.C31 | MR | IN | Manual reset. |
| J2.C32 | PLL_SEL0 | IN | PLL clock selection. |
| J2.C33 | PLL_RST | IN | PLL reset. Pulled-up to PS_1V8. |
| J2.C35 | EN_PL | IN | Enable programable logic power-up. |
| J2.C36 | EN_GT_R | IN | Enable right GTH transceiver power-up. |
| J2.C37 | PLL_FDEC | IN | PLL Frequency decrementation. |

| J2.C44 / J2.C45 / J2.C46 / J2.C47 | MODE30 | IN | Boot mode selection ²): • JTAG • QUAD-SPI (32 Bit) • SD1 (2.0) • eMMC (1.8 V) • SD1 LS (3.0) Supported Modes depends also on used Carrier. |
|--------------------------------------|-------------|-----|--|
| J2.D29 | EN_PLL_PWR | IN | Enable PLL power supply. |
| J2.D30 | PLL_FINC | IN | PLL Frequency incrementation. |
| J2.D31 | PLL_LOLn | OUT | Loss of lock status. |
| J2.D32 | PLL_SEL1 | IN | PLL clock selection. |
| J2.D33 | PG_GT_R | OUT | Right GTH Transceivers powered-up. |
| J2.D37 | PSBATT | IN | PS RTC Battery supply voltage ^{2) 3)} . |
| J2.D38 | PUDC_B | IN | Configuration pull-ups setting ²⁾ . Pulled-up to PL_1V8. |
| J2.D45 / J2.D46 | DX_P / DX_N | - | SoC temperatur sensing diode pins ²⁾ . |

¹⁾ Direction:

IN: Input from the point of view of this board.
 OUT: Output from the point of view of this board.

²⁾ See UG1085 for additional information.

³⁾ See Recommended Operating Conditions. Controller signal.

Power and Power-On Sequence

Power Rails

| Power Rail Name/ Schematic Name | Connector + Pin | Direction ¹⁾ | Notes |
|------------------------------------|---|-------------------------|-------|
| VCCO_66 | J1.A32 / J1.A33 | IN | |
| VREF_66 | J1.A41 | IN | |
| 3.3VIN | J1.A54 / J1.A55 / J1.B55 / J1.B56 | IN | |
| PL_1V8 | J1.C32 / J1.C33 / J1.D33 / J1.D34 | OUT | |
| PL_DCIN | J1.C56 / J1.C57 / J1.C58 / J1.C59 / J1.C60 / J1. D56 / J1.D57 / J1.D58 / J1.D59 / J1.D60 | IN | |

| J2.A50 / J2.A51 / J2.A52 / J2.B50 / J2.B51 / J2.B52 / J2.C50 / J2.C51 / J2.C52 / J2.D50 / J2.D51 / J2.D52 | IN | |
|---|---|---|
| J2.A57 / J2.A58 / J2.A59 / J2.A60 / J2.B57 / J2.B58 / J2.B59 / J2.B60 / J2.C57 / J2.C58 / J2.C59 / J2.C60 / J2.D57 / J2.D58 / J2. D59 / J2.D60 / | IN | |
| J2.D37 | IN | |
| J2.D47 | OUT | |
| J2.C34 / J2.D34 / J3.A56 / J3.B56 / J3.C56 / J3.D56 | OUT | |
| J3.A55 | IN | |
| J3.A59 / J3.A60 / J3.B59 / J3.B60 / J3.C59 / J3.C60 / J3.D59 / J3.D60 / | IN | |
| J3.C7 / J3.C8 / J3.D8 / J3. D9 | IN | |
| J3.C19 / J3.C20 / J3.D20 / J3.D21 | IN | |
| J4.B21 / J4.B39 | IN | |
| J4.B30 | IN | |
| J4.C21 / J4.C39 | IN | |
| J4.C30 | IN | |
| | J2.B50 / J2.B51 / J2.B52 / J2.C50 / J2.C51 / J2.C52 / J2.D50 / J2.D51 / J2.D52 J2.A57 / J2.A58 / J2.A59 / J2.A57 / J2.A58 / J2.A59 / J2.E59 / J2.B60 / J2.C57 / J2.C58 / J2.C59 / J2.C60 / J2.D57 / J2.D58 / J2. D59 / J2.D60 / J2.D37 J2.D47 J2.C34 / J2.D34 / J3.A56 / J3.B56 / J3.C56 / J3.D56 J3.A55 / J3.C50 / J3.C60 / J3.B59 / J3.A60 / J3.B59 / J3.B59 / J3.A60 / J3.B59 / J3.B50 / J3.C59 / J3.C60 / J3.D59 / J3.D60 / J3.C19 / J3.C20 / J3.D20 J3.C19 / J3.C20 / J3.D20 J4.B21 / J4.B30 J4.B30 | J2.B50 / J2.B51 / J2.B52 / J2.C50 / J2.C51 / J2.C52 J2.C50 / J2.C51 / J2.C52 IN J2.A57 / J2.A58 / J2.A59 / J2.A57 / J2.A58 / J2.A59 / J2.A50 / J2.D57 / J2.B58 / IN J2.B59 / J2.B60 / J2.C57 / J2.B57 / J2.D57 / J2.D58 / J2.C60 / IN J3.D59 / J3.C60 / IN J3.A55 IN J3.A55 IN J3.A59 / J3.A60 / J3.B59 / IN J3.A59 / J3.A60 / J3.B59 / IN J3.A59 / J3.A60 / J3.B59 / IN J3.A59 / J3.C60 / IN J3.A59 / J3.C60 / IN J3.A59 / J3.C60 / IN J3.C59 / J3.C60 / IN J3.C61 / J3.C20 / J3.D20 IN J4.B21 / J4.B39 IN J4.B30 IN J4.B30 IN |

¹⁾ Direction:

• IN: Input from the point of view of this board.

° OUT: Output from the point of view of this board.

Module power rails.

Recommended Power up Sequencing

The power up sequencing highly depends on the use case. In general, it should be possible to enable /disable the processing system (PS) / programmable logic (PL) independently. Furthermore, within the processing logic it should be possible to enable/disable only low-power domain and/or low-power and full-power domain. Additionally, usage of GTR for PS side and GTH for PL side should be possible. GTH transceivers on left and right side are usable independently. Because of this flexibility the needed parts of the following table needs to be selected individually. For detailed information take a look into schematics.

| Sequence | Net namilecor | nmended Voltage | Ra i®gel -up/down | Description | Notes |
|-----------------|---------------|-----------------|--------------------------|-----------------------------|---|
| 0 | - | - | - | Configuration signal setup. | See Configuratio n and System Control Signals. |
| 1 ¹⁾ | PSBATT | 1.2 V 1.5 V | - | Battery connection. | Battery Power Domain usage. When not used, tie to GND. |

| 1 | 3.3VIN | 3.3 V (± 5 %) | - | Management power supply. | Management module power supply. 0.5 A recommended. |
|-----------------|-------------------------|-----------------------------|---------------------------|--|--|
| GTH / GTR T | ransceiver clocking (Or | ly necessary in case | es where the PLL of | clock is used for GTH | / GTR.): |
| 1 ¹⁾ | GT_DCDC | 3.3 V (± 5 %) ²⁾ | | GTH transceiver power supply. | Main module power supply for GTH / GTY transceiver. 5 A recommended. Power consumption depends mainly on design and cooling solution. |
| 1 ¹⁾ | EN_PLL_PWR | - | PU ³⁾ , 3.3VIN | PLL power enable. | |
| 1 ¹⁾ | PG_PLL_1V8 | - | PU ³⁾ , 3.3VIN | PLL power good status. | |
| 1 ¹⁾ | PLL_3V3 | 3.3 V (± 5 %) | | PLL power supply | |
| 2 | Processing Syste | em (PS): | | Procedure for PS starting. | |
| 2.1 | Low-power doma | in: | | Bring-up for low- power domain PS. | |
| 2.1.1 | LP_DCDC | 3.3 V (± 5 %) ²⁾ | - | Low-power domain power supply. | Main module power supply for low-power domain. 5.5 A recommended. Power consumption depends mainly on design and cooling solution. |
| 2.1.2 | EN_LPD | - | PU ³⁾ , 3.3VIN | Low-power domain power enable. | |
| 2.1.3 | LP_GOOD | - | PU ³⁾ , 3.3VIN | Low-power domain power good status. | Module power- on sequencing for low-power domain finished. |
| 2.2 | Full-power doma | in: | | Bring-up for full- power domain PS. | Full-power PS domain needs powered low- power PS domain. |
| 2.2.1 | DCDCIN | 3.3 V (± 5 %) ²⁾ | | Full-power domain and GTR transceiver power supply. | Main module power supply for full-power domain. 7 A recommended. Power consumption depends mainly on design and cooling solution. |
| 2.2.2 | EN_FPD | 3.3 V | - | Full-power domain power enable. | |

| 2.2.3 | PG_FPD | - | PU ³⁾ , 3.3VIN | Full-power domain power good status. | Module power- on sequencing for full-power domain finished. |
|-------|---|-----------------------------|---------------------------|--|--|
| 2.2.4 | EN_DDR | 3.3 V | - | DDR memory power enable. | |
| 2.2.5 | PG_DDR | | PU ³⁾ , 3.3VIN | DDR memory power good status. | Module power- on sequencing for DDR memory finished. |
| 2.3 | GTR Transceive | r | | Procedure for GTR transceiver starting. | PS transceiver usage needs powered PS (low- and full- power domain). |
| 2.3.1 | EN_PSGT | 3.3 V | - | GTR transceiver power enable. | |
| 2.3.2 | PG_PSGT | - | PU ³⁾ , 3.3VIN | GTR transceiver power good status. | Module power- on sequencing for GTR transceiver finished. |
| 2 | Programmable L | ogic (PL) | | Procedure for PL starting. | PS and PL can be started independently. |
| 2.1 | PL_DCIN | 3.3 V (± 5 %) ²⁾ | - | Programmable logic power supply. | Main module power supply for programmable logic. 12 A recommended. Power consumption depends mainly on design and cooling solution. |
| 2.2 | EN_PL | - | PU ³⁾ , 3.3VIN | Programmable logic power enable. | |
| 2.3 | PG_PL | - | PU ³⁾ , 3.3VIN | Programmable logic power good status. | Module power- on sequencing for programmable logic finished. Periphery and variable bank voltages can be enabled on carrier. |
| 2.4 | VCCO_47 / VCCO_48 / VCCO_64 / VCCO_65 / VCCO_66 | 4) | - | Module bank voltages. | Enable bank voltages after PG_PL deassertion. |
| 3 | GTH / GTY Tran | sceiver | | Procedure for GTH / GTY transceiver starting. | PL transceiver usage needs powered PL and low-power PS domain. |

| 3.1 | GT_DCDC | 3.3 V (± 5 %) ²⁾ | - | GTH transceiver power supply. | Main module power supply for GTH transceiver. 5 A recommended. Power consumption depends mainly on design and cooling solution. |
|-----|----------------------|-----------------------------|---------------------------|--|--|
| 3.2 | EN_GT_L / EN_GT_R | 3.3 V | - | GTH / GTY left / right transceiver power enable. | Transceivers on left / right side can be used independently. |
| 3.3 | PG_GT_L/ PG_GT_R | - | PU ³⁾ , 3.3VIN | GTH / GTY transceiver power good status. | |

1) (optional)

²⁾ Dependent on the assembly option a higher input voltage may be possible.

3) (on module)

4) See DS925 for additional information.

Baseboard Design Hints

Board to Board Connectors

5.2 x 7.6 cm UltraSoM+ modules use four Samtec AcceleRate HD High-Density Slim Body Arrays on bottom side.

• 4x ADM6-60-01.5-L-4-2 (240 pins, 60 per row) • Mates with ADF6-60-03.5-L-4-2

5.2 x 7.6 cm UltraSoM+ carrier use four Samtec AcceleRate HD High-Density Slim Body Arrays on top side.

• 4x ADF6-60-03.5-L-4-2 (160-pins) Mates with ADM6-60-01.5-L-4-2

Features

- · Board-to-Board Connector 240-pins, 60 contacts per row
- 0.025" (0.635 mm) pitch
- Data Rate: max 56 Gbps
- Mates with: ADM6/APF6
- Insulator Material: LCP, Black
- Contact Material: Copper Alloy
- Plating: Au or Sn over 50 μ" (1.27 μm) N
 Operating Temperature Range: -55 °C to +125 °C
- PCIe 5.0 capable: Yes
- Lead-Free Solderable: Yes
- RoHS Compliant: Yes

Connector Stacking height

When using the standard type on baseboard and module, the mating height is 5 mm.

Other mating heights are possible by using connectors with a different height:

| Order number | REF number | Samtec Number | Туре | Contribution to stacking height | Comment |
|-----------------|------------|------------------------|---------------------|---------------------------------------|--|
| 30095 | REF-30095 | ADM6-60-01.5- L-4-2 | Module connector | 1.5 mm | Standard connector used on modules |
| 31137 | REF-31137 | ADF6-60-03.5-L- 4-2 | Baseboard connector | 3.5 mm | Standard connector used on carrier |

Connectors.

Connector Speed Ratings

The AcceleRate HD High-Density connector speed rating depends on the stacking height; please see the following table:

| Stacking height | Speed rating |
|-----------------|--------------|
| 5 mm | 56 Gbps |

Speed rating.

Current Rating

Current rating of Samtec AcceleRate HD High-Density B2B connectors is 1.34 A per pin (4 pins powered)

Connector Mechanical Ratings

- Shock: 100G, 6 ms Sine
- Vibration: 7.5G random, 2 hours per axis, 3 axes total

Manufacturer Documentation

| File | Modified |
|---|-------------------------------------|
| PDF File 20200225_hsc_adm6-xx-01p5-xxx-4-a_adf6-xx-03p5- xxx-4-a.pdf | 10 01, 2022 by Martin Rohrmüller |
| PDF File adf6.pdf | 10 01, 2022 by Martin Rohrmüller |
| PDF File ADF6-XXX-XX.X-XXX-X-X-X-FOOTPRINT.PDF | 10 01, 2022 by Martin Rohrmüller |
| PDF File adf6-xxx-xx.x-xxx-x-x-x-mkt.pdf | 10 01, 2022 by Martin Rohrmüller |
| PDF File adx6 mated document.pdf | 10 01, 2022 by Martin Rohrmüller |

Download All

Technical Specifications

Absolute Maximum Ratings *)

| Power Rail Name/ Schematic Name | Description | Min | Max | Unit |
|------------------------------------|------------------------------|--------|-------|------|
| LP_DCDC | Micromodule Power | -0.300 | 6.0 | V |
| DCDCIN | Micromodule Power | -0.300 | 7.0 | V |
| GT_DCDC | Micromodule Power | -0.300 | 6.0 | V |
| PL_DCIN | Micromodule Power | -0.300 | 7.0 | V |
| 3.3VIN | Micromodule Power | -0.300 | 3.600 | V |
| PLL_3V3 | PLL power supply | -0.500 | 3.8 | V |
| PS_BATT | RTC / BBRAM | -0.500 | 2.000 | V |
| VCCO_47 | HD IO Bank power supply | -0.500 | 3.400 | V |
| VCCO_48 | HD IO Bank power supply | -0.500 | 3.400 | V |
| VCCO_64 | HP IO Bank power supply | -0.500 | 2.000 | V |
| VCCO_65 | HP IO Bank power supply | -0.500 | 2.000 | V |
| VCCO_66 | HP IO Bank power supply | -0.500 | 2.000 | V |
| VREF_64 | Bank input reference voltage | -0.500 | 2.000 | V |
| VREF_65 | Bank input reference voltage | -0.500 | 2.000 | V |
| VREF_66 | Bank input reference voltage | -0.500 | 2.000 | V |

Module absolute maximum ratings

*) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

This TRM is generic for all variants. Temperature range can be differ depending on the assembly version. Voltage range is mostly the same during variants (exceptions are possible, depending on custom request).

Operating temperature range depends also on customer design and cooling solution. Please contact us for options.

- Variants of modules are described here: Article Number Information
- Modules with commercial temperature grade are equipped with components that cover at least the range of 0°C to 75°C
- Modules with extended temperature grade are equipped with components that cover at least the range of 0°C to 85°C
- Modules with industrial temperature grade are equipped with components that cover at least the range of -40°C to 85°C
- The actual operating temperature range will depend on the FPGA / SoC design / usage and cooling and other variables.

| Parameter | Min | Мах | Units | Reference Document |
|-----------------------|-------|-------|-------|-----------------------|
| LP_DCDC ¹⁾ | 3.201 | 3.399 | V | |


| DCDCIN ¹⁾ | 3.135 | 3.465 | V | |
|-----------------------|-------|-------|---|---------------------|
| GT_DCDC 1) | 3.201 | 3.399 | V | |
| PL_DCIN ¹⁾ | 3.135 | 3.465 | V | |
| 3.3VIN | 3.135 | 3.465 | V | |
| PLL_3V3 | 3.201 | 3.399 | V | |
| PS_BATT | 1.200 | 1.500 | V | See FPGA datasheet. |
| VCCO_47 | 1.164 | 3.399 | V | See FPGA datasheet. |
| VCCO_48 | 1.164 | 3.399 | V | See FPGA datasheet. |
| VCCO_64 | 0.970 | 1.854 | V | See FPGA datasheet. |
| VCCO_65 | 0.970 | 1.854 | V | See FPGA datasheet. |
| VCCO_66 | 0.970 | 1.854 | V | See FPGA datasheet. |
| VREF_64 | 0.6 | 1.2 | V | See FPGA datasheet. |
| VREF_65 | 0.6 | 1.2 | V | See FPGA datasheet. |
| VREF_66 | 0.6 | 1.2 | V | See FPGA datasheet. |

¹⁾ Higher values may possible. For more information consult schematic and according datasheets. Recommended operating conditions.

Physical Dimensions

- Module size: 76 mm × 52 mm. Please download the assembly diagram for exact numbers.
 Mating height with standard connectors: 5 mm.

PCB thickness: 1.6 mm (± 10 %).



Physical Dimension

Currently Offered Variants

| Trenz shop TE0818 overview page | | | | |
|---------------------------------|--|--|--|--|
| English page German page | | | | |
| Trenz Electronic Shop Overview | | | | |

Revision History

Hardware Revision History



Board hardware revision number.

| Date | Revision | Changes | Documentation Link |
|------|----------|---|--------------------|
| | REV02 | Added capacitors C178, C187, C188, C189 (470nF) to VTT net. Added U18/U37 compensation network: R119, C190, C191. R118 is optional jumper and is installed when using the internal compensation network External compensation network is used by default. Connected all DDR4 TEN pins together and pulled them down with resistor R120 and added testpoint TP23. Added testpoints TP25, TP27, TP29, TP35, TP37TP79. Changed capacitor C112 size from 0402 to 0201 and voltage rating from 16 V to 10 V. Changed ferrid beads from MPZ0603S121HT00 0 to BLM15PX800SZ1D for L1, L2, L3, L4, L5, and L7. Changed ferrid beads from MPZ1608S221A to BLM15PX800SZ1D for L6 and L8. Added diode D2 between U41 pin 3 net MR and voltage rail 3.3VIN. Modified trace length. Updated documentation overviews. | REV02 |
| | REV01 | First Production Release | REV01 |

Hardware Revision History

Hardware revision number can be found on the PCB board together with the module model number separated by the dash.

Document Change History

| Date | Revision | Contributor | Description |
|------|----------|-------------|-------------|
| | | | |

| 11 | |
|-------------------|-------------------|
| Error | Error |
| renderi | renderi |
| ng | ng |
| macro | macro |
| 'page- | 'page- |
| info' | info' |
| Ambiguo | Ambiguo |
| Ambiguo us | us |
| method | method |
| | overload |
| overload | |
| ing for method | ing for method |
| | |
| jdk. | jdk. |
| proxy27 | proxy27 |
| 9.\$Proxy | 9.\$Proxy |
| 4022#ha | 4022#ha |
| sConten | sConten |
| tLevelPe | tLevelPe |
| rmission | rmission |
| | |
| Cannot | Cannot |
| resolve | resolve |
| which | which |
| method | method |
| to | to |
| invoke | invoke |
| for [null, | for [null, |
| class | class |
| java. | java. |
| lang. | lang. |
| String, | String, |
| class | class |
| com. | com. |
| atlassian | atlassian |
| | · · |
| confluen | confluen |
| ce. | ce. |
| pages. | pages. |
| pages. | pages. |


Error renderi ng macro 'pageinfo' Ambiguo us method overload ing for method jdk. proxy27 9.\$Proxy 4022#ha sConten tLevelPe rmission Cannot resolve which method to invoke for [null, class java. lang. String, class com. atlassian confluen ce. pages.

 Added power supply PLL_3V3 in table "Recommended Power up Sequencing".
 Fix typo.

| Page] | Page] | Page] |
|-----------|-----------|-----------|
| due to | due to | due to |
| overlapp | overlapp | overlapp |
| ing | ing | ing |
| prototyp | prototyp | prototyp |
| es | es | es |
| between | between | between |
| : | : | : |
| [interfac | [interfac | [interfac |
| e com. | e com. | e com. |
| atlassian | atlassian | atlassian |
| | | |
| confluen | confluen | confluen |
| ce.user. | ce.user. | ce.user. |
| Conflue | Conflue | Conflue |
| nceUser | nceUser | nceUser |
| , class | , class | , class |
| java. | java. | java. |
| lang. | lang. | lang. |
| String, | String, | String, |
| class | class | class |
| com. | com. | com. |
| atlassian | atlassian | atlassian |
| | | |
| confluen | confluen | confluen |
| ce.core. | ce.core. | ce.core. |
| Content | Content | Content |
| EntityOb | EntityOb | EntityOb |
| ject] | ject] | ject] |
| [interfac | [interfac | [interfac |
| e com. | e com. | e com. |
| atlassian | atlassian | atlassian |
| .user. | .user. | .user. |
| User, | User, | User, |
| class | class | class |
| java. | java. | java. |
| lang. | lang. | lang. |
| String, | String, | String, |
| class | class | class |

| com. | com. | com. | |
|------------|-----------|-----------|---------------------------------------|
| atlassian | atlassian | atlassian | |
| | | | |
| confluen | confluen | confluen | |
| ce.core. | ce.core. | ce.core. | |
| Content | Content | Content | |
| EntityOb | EntityOb | EntityOb | |
| ject] | ject] | ject] | |
| jeetj | jeetj | jeetj | |
| | | | |
| 2023-09-20 | v.16 | ED | Updated for REV02 |
| | | | |
| 2023-01-12 | v.13 | ED | Initial Document |
| | all | | • |
| | | | |
| | | Error | |
| | | renderi | |
| | | ng | |
| | | macro | |
| | | 'page- | |
| | | info' | |
| | | Ambiguo | |
| | | us | |
| | | method | |
| | | overload | |
| | | ing for | |
| | | method | |
| | | jdk. | |
| | | proxy27 | |
| | | 9.\$Proxy | |
| | | 4022#ha | |
| | | sConten | |
| | | tLevelPe | |
| | | rmission | |
| | | | |
| | | Cannot | |
| | | resolve | |
| | | which | |
| | | | |

method to invoke for [null, class java. lang. String, class com. atlassian confluen ce. pages. Page] due to overlapp ing prototyp es between [interfac e com. atlassian confluen ce.user. Conflue nceUser , class java. lang. String, class com. atlassian



Document change history.

Disclaimer

Data Privacy

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

Document Warranty

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk. proxy279.\$Proxy4022#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user. ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core. ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]