TE0763 Test Board

Table Afficients

Refer to Ottow/kieswz.org/te0763-info for the current online version of this manual and other available documentation. 1.1 Key Features

- 1.2 Revision History
- 1.3 Release Notes and Know Issues

Key Features 1.4.1 Software

- Vitis/Vivade 2021
 MicroBlaze 1.5.1 Design Sources
- I2C 1.5.2 Additional Sources • QSPI Flash 1.5.3 Prebuilt
- FMeter 1.5.4 Download
- 2 Meggn Flow
- 3 Launch

Revision History et prebuilt boot binaries 3.1.2 QSPI-Boot mode

	■ 3.1.3 JTAG			
Date ° 3.2 U	sa yivado 3.2.1 JTAG Cons	Project Built	Authors	Description
4.2 C5 Software De	202122 Vivado HW ign - Vivado lock Design onstraints 4.2.1 Basic modu 4.2.2 Design spec	Macorgar test_board_noprebui It-vivado_2021.2- build_20_20230324 I09421372Ints TE 0763-lest_board- Wado_2021.2- build_20_20230324 094232.zip	Waldemar Hanemann	• initial release

- Design Revision History

6 Additional Software 7 App. A: Change History and Legal Notices 7.1 Document Change History Release Notesound Know Issues 7.3 Data Privacy 7.4 Document Warranty

Issues	7.4 Document Warranty 7.5 Limitation Description 7.6 Copyright Notice	Workaround	To be fixed version
No known i	isster 7.7 Technology Licenses		

- 7.8 Environmental Protection Known Issues
 7.9 REACH, RoHS and WEEE
- 8 Table of contents

Requirements

Software

Software	Versio	n Note
Vitis	2021.2	needed, Vivado is included into Vitis installation

Software

Hardware

Basic description of TE Board Part Files is available on TE Board Part Files.

Complete List is available on "roject folder>\board_files*_board_files.csv"

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	ЕММС	Others	Notes
TE0763-01- 82l51-A*	200_2i_128mb	REV01	128MB	32MB	NA	NA	NA

^{*}used as reference

Hardware Modules

Design supports following carriers:

Carrier Model	Notes
TE0303*	

^{*}used as reference

Hardware Carrier

Additional HW Requirements:

Additional Hardware	Notes		
Power supply for Carrier	Voltage depends on carrier (5V for TE0303)		
Xilinx Platform Cable USB 2 with Typ B USB cable	For Programming and Debugging		

^{*}used as reference

Additional Hardware

Content

For general structure and usage of the reference design, see Project Delivery - Xilinx devices

Design Sources

Туре	Location	Notes
Vivado	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	Vivado Project will be generated by TE Scripts
Vitis	<pre><pre><pre><pre>project folder>\sw_lib</pre></pre></pre></pre>	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation

Design sources

Additional Sources

Туре	Location	Notes

Additional design sources

Prebuilt

File	File-Extension	Description
BIF-File	*.bif	File with description to generate Bin-File
BIN-File	*.bin	Flash Configuration File with Boot-Image (Zynq-FPGAs)
BIT-File	*.bit	FPGA (PL Part) Configuration File
Boot Script-File	*.scr	Distro Boot Script file
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Debian SD-Image	*.img	Debian Image for SD-Card
Diverse Reports		Report files in different formats
Device Tree	*.dts	Device tree (2 possible, one for u-boot and one for linux)
Hardware-Platform-Description- File	*.xsa	Exported Vivado hardware description file for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
MCS-File	*.mcs	Flash Configuration File with Boot-Image (MicroBlaze or FPGA part only)
MMI-File	*.mmi	File with BRAM-Location to generate MCS or BIT-File with *. elf content (MicroBlaze only)
OS-Image	*.ub	Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems
SREC-File	*.srec	Converted Software Application for MicroBlaze Processor Systems

Prebuilt files (only on ZIP with prebuilt content)

Download

Reference Design is only usable with the specified Vivado/Vitis version. Do never use different Versions of Xilinx Software for the same project.

Reference Design for download is available on:

• TE0763 "Test Board" Reference Design

Design Flow



Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first launch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

- AMD Development Tools#XilinxSoftware-BasicUserGuides
- Vivado Projects TE Reference Design
- Project Delivery.

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/Vitis GUI. For currently Scripts limitations on Win and Linux OS see: Project Delivery Currently limitations of functionality



Caution! Win OS has a 260 character limit for path lengths which can affect the Vivado tools. To avoid this issue, use Virtual Drive or the shortest possible names and directory locations for the reference design (for example "x:\roject folder>")

1. Run _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:

```
_create_win_setup.cmd/_create_linux_setup.sh
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: <absolute project path>
  -----
-----TE Reference
Design-----
______
-- (0) Module selection guide, project creation...prebuilt export...
-- (1) Create minimum setup of CMD-Files and exit Batch
-- (2) Create maximum setup of CMD-Files and exit Batch
-- (3) (internal only) Dev
-- (4) (internal only) Prod
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (g) Install Board Files from Xilinx Board Store (beta)
-- (a)
      Start design with unsupported Vivado Version (beta)
      Exit Batch (nothing is done!)
Select (ex.: '0' for module selection guide):
```

- 2. Press 0 and enter to start "Module Selection Guide"
- Create project and follow instructions of the product selection guide, settings file will be configured automatically during this process.
 - optional for manual changes: Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd"





Note: Select correct one, see also Vivado Board Part Flow

4. Create Bitstream and hardware description file (.xsa file) and export to prebuilt folder

run on Vivado TCL (Script generates design and export files into "roject
folder>\prebuilt\hardware\<short name>")

TE::hw_build_design -export_prebuilt



Using Vivado GUI to generate the Bitstream is the same, except file export to prebuilt folder.

5. Generate Programming Files with Vitis

run on Vivado TCL (Script generates applications and bootable files, which are defined in "test_board\sw_lib\apps_list.csv")

TE::sw_run_vitis -all
TE::sw_run_vitis (optional; Start Vitis from Vivado GUI or start with TE Scripts on Vivado TCL)



TCL scripts generate also platform project, this must be done manually in case GUI is used. See Vitis

Launch

Programming



Check Module and Carrier TRMs for proper HW configuration before you try any design.

Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch.

Xilinx documentation for programming and debugging: Vivado/Vitis/SDSoC-Xilinx Software Programming and Debugging

Get prebuilt boot binaries

- 1. Run _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell
- 2. Press 0 and enter to start "Module Selection Guide"
 - a. Select assembly version
 - b. Validate selection
 - c. Select create and open delivery binary folder



Note: Folder "roject folder>_binaries_<Article Name>" with subfolder
"boot_<app name>" for different applications will be generated

QSPI-Boot mode

Option for hello_te0763.mcs on QSPI Flash.

- 1. Connect JTAG and power on carrier with module
- Open Vivado Project with "vivado_open_existing_project_guimode.cmd" or if not created, create with "vivado_create_project_guimode.cmd"

run on Vivado TCL (Script programs BOOT.bin on QSPI flash)

TE::pr_program_flash -swapp hello_te0763



To program with Vitis/Vivado GUI, use special FSBL (fsbl_flash) on setup

- 3. Set Boot Mode to QSPI-Boot.
 - · Depends on Carrier, see carrier TRM.

JTAG

- 1. Connect JTAG and power on PCB
- 2. Open Vivado HW Manager
- 3. Program FPGA with Bitfile from "prebuilt\hardware\<short dir>\"

Usage

- 1. Prepare HW like described on section Programming
- 2. Connect UART USB (most cases same as JTAG)
- 3. Select QSPI Boot Mode



Note: See TRM of the Carrier, which is used.



Starting with Petalinux version 2020.1, the industry standard "Distro-Boot" boot flow for U-Boot was introduced, which significantly expands the possibilities of the boot process and has the primary goal of making booting much more standardised and predictable.

The boot options described above describe the common boot processes for this hardware; other boot options are possible.

For more information see Distro Boot with Boot.scr

4. JTAG Console:

- Connect the Platform Cable and Launch XSCT or the XSDB console:
 - o type: connect
 - type: targets -set -filter {name =~ "MicroBlaze Debug*"} -index 0
 - o type: jtagterminal -start
 - Terminal starts printing out "Hello Trenz Module" in a loop:
 - 1. FPGA loads Bitstream(hello_te0763 application included) from Flash


- 2. The hello_te0763.elf application starts
- 2. Hello Trenz will be run on JTAG console

```
Hello Trenz Module(TExxxx) (Loop: 1)
Hello Trenz Module(TExxxx) (Loop: 2)
Hello Trenz Module(TExxxx) (Loop: 3)
```

Vivado HW Manager

Open Vivado HW-Manager and add VIO signal to dashboard (*.ltx located on prebuilt folder)


- Set radix from VIO signals (clk_2, clk_0, fpga_24MHz, SYSCLK_100MHz) to unsigned integer.
 Note: Frequency Counter is inaccurate and displayed unit is Hz
- Monitoring: Four Clocks, status and various reset signals and



Vivado Hardware Manager

System Design - Vivado

Block Design



Constraints

Basic module constraints

```
_i_bitgen_common.xdc

set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 66 [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]
set_property CONFIG_MODE SPIx1 [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR YES [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 1 [current_design]
set_property BITSTREAM.CONFIG.M1PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.M2PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.M0PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.MOPIN PULLNONE [current_design]
```

```
_i_bitgen.xdc

set_property BITSTREAM.CONFIG.UNUSEDPIN PULLDOWN [current_design]
#
#
#
#
```

Design specific constraints

```
#CLKS
set_property PACKAGE_PIN Y18 [get_ports {FPGA_24MHz[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_24MHz[0]}]
set_property PACKAGE_PIN C18 [get_ports {SYSCLK[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SYSCLK[0]}]
```

```
## Clock signal
create_clock -period 41.666 -name {CLK1B[0]} -waveform {0.000 20.833}
[get_ports {FPGA_24MHz[0]}]
create_clock -period 10.000 -name {CLK1B[0]} -waveform {0.000 5.000}
[get_ports {SYSCLK[0]}]
```

Software Design - Vitis

For Vitis project creation, follow instructions from:

Vitis

Application

Template location: "<project folder>\sw_lib\sw_apps\"

Hello TE0763

Trenz Hello World example as endless loop instead of one console output.

Template location: \sw_lib\sw_apps\hello_te0763

Additional Software

Cypress USB Controller

Software and Firmware modified to work with TE0763

Link to TE-USB-Suite-Master

App. A: Change History and Legal Notices

Document Change History

To get content of older revision go to "Change History" of this page and select older document revision number.

ate		Document Revision	Authors	Description
				initial release
	Error	Error	Error	
	renderi	renderi	renderi	
	ng macro	ng macro	ng macro	
	'page- info'	'page- info'	'page- info'	
	into	into	into	
	Ambiguo	Ambiguo	Ambiguo	
	us	us	us	
	method	method	method	
	overload	overload	overload	
	ing for	ing for	ing for	
	method	method	method	
	jdk.	jdk.	jdk.	
	proxy24	proxy24	proxy24	
	1.\$Proxy	1.\$Proxy	1.\$Proxy	
	3496#ha	3496#ha	3496#ha	
	sConten	sConten	sConten	
	tLevelPe	tLevelPe	tLevelPe	
	rmission	rmission	rmission	
	Cannot	Cannot	Cannot	
	resolve	resolve	resolve	
	which	which	which	
	method	method	method	
	to	to	to	
	invoke	invoke	invoke	
	for [null,	for [null,	for [null,	
	class	class	class	
	java.	java.	java.	
	lang.	lang.	lang.	
	String,	String,	String,	

class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.	ce.	ce.
pages.	pages.	pages.
Page]	Page]	Page]
due to	due to	due to
overlapp	overlapp	overlapp
ing	ing	ing
prototyp	prototyp	prototyp
es	es	es
between	between	between
:	:	:
[interfac	[interfac	[interfac
e com.	e com.	e com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.user.	ce.user.	ce.user.
Conflue	Conflue	Conflue
nceUser	nceUser	nceUser
, class	, class	, class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
	.	
confluen	confluen	confluen
ce.core.	ce.core.	ce.core.
Content	Content	Content
EntityOb	EntityOb	EntityOb
ject]	ject]	ject]
[interfac	[interfac	[interfac
e com.	e com.	e com.
atlassian	atlassian	atlassian

.user.		.user.	.user.	
User,		User,	User,	
class		class	class	
java.		java.	java.	
lang.		lang.	lang.	
String,		String,	String,	
class		class	class	
com.		com.	com.	
atlassian		atlassian	atlassian	
confluen		confluen	confluen	
ce.core.		ce.core.	ce.core.	
Content		Content	Content	
EntityOb		EntityOb	EntityOb	
ject]		ject]	ject]	
	all			
			Error	
			renderi	
			ng	
			macro	
			'page-	
			info'	
			Ambiguo	
			us	
			method	
			overload	
			ing for	
			method	
			jdk.	
			proxy24	
			proxy24 1.\$Proxy	
			1.\$Proxy	
			1.\$Proxy 3496#ha	
			1.\$Proxy 3496#ha sConten	

Cannot resolve

which

method

to

invoke

for [null,

class

java.

lang.

String,

class

com.

atlassian

٠

confluen

ce.

pages.

Page]

due to

overlapp

ing

prototyp

es

between

:

[interfac

e com.

atlassian

.

confluen

ce.user.

Conflue

nceUser

, class

java.

lang.

String,

class



Document change history.

Legal Notices

Data Privacy

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

Document Warranty

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.

proxy241.\$Proxy3496#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user.

ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.

ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]