

TE0813 StarterKit

Table of contents

Linux with basic periphery of TE0818 StarterKit (TEBF0818 Carrier).

1.1 Key Features

Refer to <http://trd.2key.com/TE0813/index.html> for the current online version of this manual and other available documentation.

1.3 Release Notes and Know Issues

1.4 Requirements

- 1.4.1 Software
- 1.4.2 Hardware

1.5 Content

- 1.5.1 Design Sources
- 1.5.2 Additional Sources
- 1.5.3 Prebuilt
- 1.5.4 Download

2 Design Flow

3 Launch

- 3.1 Programming
 - 3.1.1 Get prebuilt boot binaries
 - 3.1.2 QSPI-Boot mode
 - 3.1.3 SD-Boot mode
 - 3.1.4 JTAG
- 3.2 Usage
 - 3.2.1 Linux
 - 3.2.2 Vivado Hardware Manager
- 3.3 Modified FSBL for S15338 programming/ petalinux patch

4 System Design

- 4.1 Block Design
 - 4.1.1 PS Interfaces
 - 4.1.2 Basic module constrains
 - 4.2.2 Design specific constrain

5 Software Design - Vitis

5.1 Application

- 5.1.1 zynqmp_fsbl
- 5.1.2 zynqmp_pmuviva
- 5.1.3 hello_te0813
- 5.1.4 u-boot

6 Software Design - PetaLinux

- 6.1 Config
- 6.2 U-Boot
- 6.3 Device Tree
- 6.4 Kernel
- 6.5 Rootfs
- 6.6 FSBL patch (alternative vivado 2022.2 fritz patch)
- 6.7 Applications
 - 6.7.1 startup
 - 6.7.2 webfwu

7 Additional Software

- 7.1 S15338

8 Appx. A: Change History and Legal Notices

- 8.1 Document Change History
- 8.2 Legal Notices
- 8.3 Data Privacy
- 8.4 Document Warranty
- 8.5 Limitation of Liability
- 8.6 Copyright Notice
- 8.7 Technology Licenses
- 8.8 Environmental Protection
- 8.9 REACH, RoHS and WEEE

9 Table of contents

Date	Project Built	Authors	Description
2024-03-01	TE0813-StarterKit-vivado_2023.2-build_4_20240301165553.zip TE0813-StarterKit_noprebuilt-vivado_2023.2-build_4_20240301165553.zip	Manuela Strücker	<ul style="list-style-type: none">update Vivado 2023.2new variants
2023-09-26	TE0813-StarterKit-vivado_2022.2-build_9_20230926112756.zip TE0813-StarterKit_noprebuilt-vivado_2022.2-build_9_20230926112756.zip	Manuela Strücker	<ul style="list-style-type: none">new variants
2023-06-21	TE0813-StarterKit_noprebuilt-vivado_2022.2-build_2_20230621110157.zip TE0813-StarterKit-vivado_2022.2-build_2_20230621110157.zip	John Hartfiel	<ul style="list-style-type: none">update Vivado 2022.2new variantsscript update

2022-10-20	2021.2.1	TE0813-StarterKit_noprebuilt-vivado_2021.2-build_19_20221020112739.zip TE0813-StarterKit-vivado_2021.2-build_19_20221020112739.zip	Manuela Strücker	<ul style="list-style-type: none"> Vivado 2021.2.1 release new variants script update
2021-11-16	2020.2	TE0813-StarterKit_noprebuilt-vivado_2020.2-build_9_20211116073800.zip TE0813-StarterKit-vivado_2020.2-build_9_20211116073742.zip	John Hartfiel	<ul style="list-style-type: none"> new variants
2021-10-28	2020.2	TE0813-StarterKit-vivado_2020.2-build_8_20211028142542.zip TE0813-StarterKit_noprebuilt-vivado_2020.2-build_8_20211028142614.zip	Manuela Strücker	<ul style="list-style-type: none"> initial release

Design Revision History

Release Notes and Know Issues

Issues	Description	Workaround/Solution	To be fixed version
Xilinx Software	Incompatibility of board files for ZynqMP with eMMC activated between 2021.2 and 2021.2.1 patch, see Xilinx Forum Request	use corresponding board files for the Vivado versions	--
QSPI Flash	Programming QSPI flash fails sometimes	use Vivado 2019.2 for programming	--

Known Issues

Requirements

Software

Software	Version	Note
Vitis	2023.2	needed, Vivado is included into Vitis installation
PetaLinux	2023.2	needed
SI ClockBuilder Pro	---	optional

Software

Hardware

Basic description of TE Board Part Files is available on [TE Board Part Files](#).

Complete List is available on "<project folder>\board_files*_board_files.csv"

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EMMC	Others	Notes
TE0813-01-2AE11-A	2cg_1e_2gb	REV01	2GB	128MB	NA	NA	NA
TE0813-01-2AE11-AZ	2cg_1e_2gb	REV01	2GB	128MB	NA	NA	NA
TE0813-01-2AE11-KZ	2cg_1e_2gb	REV01	2GB	128MB	NA	NA	NA
TE0813-01-2BE11-A	2eg_1e_2gb	REV01	2GB	128MB	NA	NA	NA
TE0813-01-3AE11-A	3cg_1e_2gb	REV01	2GB	128MB	NA	NA	NA
TE0813-01-3BE11-A	3eg_1e_2gb	REV01	2GB	128MB	NA	NA	NA
TE0813-01-4AE11-A	4cg_1e_2gb	REV01	2GB	128MB	NA	NA	NA
TE0813-01-4BE11-A	4eg_1e_2gb	REV01	2GB	128MB	NA	NA	NA
TE0813-01-4BE11-AZ	4eg_1e_2gb	REV01	2GB	128MB	NA	NA	NA
TE0813-01-4BE71-A	4eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0813-01-4BE71-AZ	4eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0813-01-4BE81-A	4eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0813-01-4BE81-AZ	4eg_1e_4gb	REV01	4GB	128MB	NA	NA	NA
TE0813-01-4DE11-A	4ev_1e_2gb	REV01	2GB	128MB	NA	NA	NA
TE0813-01-4DE11-AZ	4ev_1e_2gb	REV01	2GB	128MB	NA	NA	NA
TE0813-01-5DE11-A	5ev_1e_2gb	REV01	2GB	128MB	NA	NA	NA
TE0813-01-S003	2cg_1e_2gb	REV01	2GB	128MB	NA	NA	without PLL
TE0813-02-2AE81-A	2cg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0813-02-2AE81-AK	2cg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0813-02-2BE81-A	2eg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0813-02-3AE81-A	3cg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0813-02-3BE81-A	3eg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0813-02-4AE81-A	4cg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0813-02-4BE71-A	4eg_1e_4gb	REV02	4GB	128MB	NA	NA	NA

TE0813-02-4BE81-A	4eg_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0813-02-4DE81-A	4ev_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0813-02-5DE81-A	5ev_1e_4gb	REV02	4GB	128MB	NA	NA	NA
TE0813-02-5DI81-A	5ev_1i_4gb	REV02	4GB	128MB	NA	NA	NA
TE0813-02-S001	4eg_1i_8gb	REV02	8GB	128MB	NA	NA	NA

*used as reference

Hardware Modules

Note: Design contains also Board Part Files for TE0818 only configuration, this board part files are not used for this reference design.

Design supports following carriers:

Carrier Model	Notes
TEBF0818*	Used as reference carrier.

*used as reference

Hardware Carrier

Additional HW Requirements:

Additional Hardware	Notes
DP Monitor	Optional HW Not all monitors are supported, also Adapter to other Standard can make trouble. Design was tested with DELL P2421
USB Keyboard	Optional HW Can be used to get access to console which is show on DP
USB Stick	Optional HW USB was tested with USB memory stick
SATA Disk	Optional HW
PCIe Card	Optional HW
ETH cable	Optional HW Ethernet works with DHCP, but can be setup also manually
SD card	with fat32 partition

Additional Hardware

Content

For general structure and usage of the reference design, see [Project Delivery - AMD devices](#)

Design Sources

Type	Location	Notes
Vivado	<project folder>\block_design <project folder>\constraints <project folder>\ip_lib <project folder>\board_files	Vivado Project will be generated by TE Scripts
Vitis	<project folder>\sw_lib	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation
PetaLinux	<project folder>\os\petalinux	PetaLinux template with current configuration

Design sources

Additional Sources

Type	Location	Notes
SI5338	<project folder>\misc\PLL\SI5338_B	SI5338 Project with current PLL Configuration
init.sh	<project folder>\misc\sd	Additional Initialization Script for Linux

Additional design sources

Prebuilt

File	File-Extension	Description
BIF-File	*.bif	File with description to generate Bin-File
BIN-File	*.bin	Flash Configuration File with Boot-Image (Zynq-FPGAs)
BIT-File	*.bit	FPGA (PL Part) Configuration File
Boot Script-File	*.scr	Distro Boot Script file
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports	---	Report files in different formats
Device Tree	*.dts	Device tree (2 possible, one for u-boot and one for linux)
Hardware-Platform-Description-File	*.xsa	Exported Vivado hardware description file for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File

OS-Image	*.ub	Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

Prebuilt files (only on ZIP with prebuilt content)

Download

Reference Design is only usable with the specified Vivado/Vitis/PetaLinux version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

- [TE0813 "StarterKit" Reference Design](#)

Design Flow



Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first launch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

- [AMD Development Tools#XilinxSoftware-BasicUserGuides](#)
- [Vivado Projects - TE Reference Design](#)
- [Project Delivery](#).

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/Vitis GUI. For currently Scripts limitations on Win and Linux OS see: [Project Delivery Currently limitations of functionality](#)



Caution! Win OS has a 260 character limit for path lengths which can affect the Vivado tools. To avoid this issue, use Virtual Drive or the shortest possible names and directory locations for the reference design (for example "x:\<project folder>")

1. Run _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:

`_create_win_setup.cmd/_create_linux_setup.sh`

```
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: <absolute project path>
-----

-----TE Reference
Design-----

-----
-- (0) Module selection guide, project creation...prebuilt export...
-- (1) Create minimum setup of CMD-Files and exit Batch
-- (2) Create maximum setup of CMD-Files and exit Batch
-- (3) (internal only) Dev
-- (4) (internal only) Prod
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (g) Install Board Files from Xilinx Board Store (beta)
-- (a) Start design with unsupported Vivado Version (beta)
-- (x) Exit Batch (nothing is done!)
-----
Select (ex.: '0' for module selection guide)
```

2. Press 0 and enter to start "Module Selection Guide"
3. Create project and follow instructions of the product selection guide, settings file will be configured automatically during this process.
 - optional for manual changes: Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_gui mode.cmd"



Note: Select correct one, see also [Vivado Board Part Flow](#)

- **Important:** Use Board Part Files, which ends with *_tebf0818

4. Create hardware description file (.xsa file) for PetaLinux project and export to prebuilt folder

run on Vivado TCL (Script generates design and export files into "<project folder>\prebuilt\hardware\<short name>")

```
TE::hw_build_design -export_prebuilt
```



Using Vivado GUI is the same, except file export to prebuilt folder.

5. Create and configure your PetaLinux project with exported .xsa-file, see [PetaLinux KICKstart](#)
 - use TE Template from "<project folder>\os\petalinux"
 - use exported .xsa file from "<project folder>\prebuilt\hardware\<short name>". **Note:** HW Export from Vivado GUI creates another path as default workspace.
 - The build images are located in the "<plnx-proj-root>/images/linux" directory
6. Configure the **boot.scr** file as needed, see [Distro Boot with Boot.scr](#)
7. Copy PetaLinux build image files to prebuilt folder
 - copy **u-boot.elf**, **bl31.elf**, **image.ub** and **boot.scr** from "<plnx-proj-root>/images/linux" to prebuilt folder



"<project folder>\prebuilt\os\petalinux\<ddr size>" or "<project folder>\prebuilt\os\petalinux\<short name>"

8. Generate Programming Files with Vitis

run on Vivado TCL (Script generates applications and bootable files, which are defined in "test_board\sw_lib\apps_list.csv")

```
TE::sw_run_vitis -all
TE::sw_run_vitis (optional; Start Vitis from Vivado GUI or start
with TE Scripts on Vivado TCL)
```



TCL scripts generate also platform project, this must be done manually in case GUI is used. See [Vitis](#)

Launch

Programming



Check Module and Carrier TRMs for proper HW configuration before you try any design.

Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch.

Xilinx documentation for programming and debugging: [Vivado/Vitis/SDSoC-Xilinx Software Programming and Debugging](#)

Get prebuilt boot binaries

1. Run `_create_win_setup.cmd/_create_linux_setup.sh` and follow instructions on shell
2. Press 0 and enter to start "Module Selection Guide"
 - a. Select assembly version
 - b. Validate selection
 - c. Select create and open delivery binary folder



Note: Folder "<project folder>_binaries_<Article Name>" with subfolder "boot_<app name>" for different applications will be generated

QSPI-Boot mode

Option for **Boot.bin** on QSPI Flash.

1. Connect **JTAG** and power on carrier with module
2. Open Vivado Project with "vivado_open_existing_project_gui mode.cmd" or if not created, create with "vivado_create_project_gui mode.cmd"

run on Vivado TCL (Script programs BOOT.bin on QSPI flash)

```
TE::pr_program_flash -swapp hello_te0813
```

3. Set Boot Mode to **QSPI-Boot**
 - Depends on Carrier, see carrier TRM.
 - TEBF0818 automatically changes the boot mode to SD when the SD card is inserted. Optional CPLD firmware without boot mode change for microSD slot is available in the download area

SD-Boot mode

1. Copy **image.ub**, **boot.src** and **Boot.bin** on **SD**
 - use files from "<project folder>_binaries_<Article Name>\boot_linux" from generated binary folder, see: [Get prebuilt boot binaries](#)
 - or use prebuilt file location, see "<project folder>\prebuilt\file_location.txt"
2. Set Boot Mode to SD-Boot.
 - Depends on Carrier, see carrier TRM.
3. Insert SD-Card in SD-Slot.

JTAG

Not used on this Example.

Usage

1. Prepare HW like described on section [Programming](#)
2. Connect UART USB (JTAG XMOD)
3. Select SD Card as Boot Mode (or QSPI - depending on step 1)



Note: See TRM of the Carrier, which is used.



Starting with Petalinux version 2020.1, the industry standard "Distro-Boot" boot flow for U-Boot was introduced, which significantly expands the possibilities of the boot process and has the primary goal of making booting much more standardised and predictable.

The boot options described above describe the common boot processes for this hardware; other boot options are possible.

For more information see [Distro Boot with Boot.scr](#)

4. (Optional) Insert PCIe Card (detection depends on Linux driver. Only some basic drivers are installed)
5. (Optional) Connect SATA Disc
6. (Optional) Connect DisplayPort Monitor (List of usable Monitors: <https://www.xilinx.com/support/answers/68671.html>)
7. (Optional) Connect Network Cable
8. Power On PCB

1. ZynqMP Boot ROM loads FSBL from SD/QSPI into OCM,
2. FSBL init the PS, programs the PL using the bitstream and loads PMU, ATF and U-boot from SD/QSPI into DDR,
3. U-boot loads Linux (**image.ub**) from SD/QSPI/... into DDR

Linux

1. Open Serial Console (e.g. putty)

- Speed: 115200
- select COM Port



Win OS, see device manager, Linux OS see dmesg |grep tty (UART is *USB1)

2. Linux Console:

```
# password disabled
petalinux login: root
Password: root
```



Note: Wait until Linux boot finished

3. You can use Linux shell now.

```
i2cdetect -y -r 0          (check I2C Bus)
dmesg | grep rtc           (RTC check)
udhcpc                     (ETH0 check)
lsusb                      (USB check)
lspci                      (PCIe check)
```

4. Option Features

- Webserver to get access to Zynq
 - insert IP on web browser to start web interface
- init.sh scripts
 - add init.sh script on SD, content will be load automatically on startup (template included in "<project folder>\misc\SD")

Vivado Hardware Manager

Open Vivado HW-Manager and add VIO signal to dashboard (*.ltx located on prebuilt folder).

- RGPIO Interface (**Important:** CPLD Firmware REV07 or newer is needed) for Control and Monitoring:
 - Set Enable to send Write data over RGPIO interface.
 - **Important use CPLD Firmware REV07 or newer:** <https://wiki.trenz-electronic.de/display/PD/TEBF0818+CPLD>
 - Buttons, LEDs, Status...
- Control:
 - LEDs: XMOD 2 (without green dot) and HD LED are accessible.
 - CAN_S

hw_vios

hw_vio_1 x hw_vio_2

Dashboard Options

Name	Value	Acti...	Directi...
zsys_URGPIOIo_rgpio_s_enable	[B] 1		Output
> zsys_URGPIOIo_rgpio_s_23dt12_PG[11:0]	[H] FFF		Input
> zsys_URGPIOIo_rgpio_s_23dt8_unused[15:0]	[H] 0000		Output
> zsys_URGPIOIo_rgpio_s_11dt8_bootmode[3:0]	[H] 5		Input
> zsys_URGPIOIo_rgpio_s_7dt0_ERST[1:0]	[H] 0		Input
> zsys_URGPIOIo_rgpio_s_7dt0_data[7:0]	[H] 1F		Output
> zsys_URGPIOIo_rgpio_s_6dt5_SD_CD[1:0]	[H] 1		Input
zsys_URGPIOIo_rgpio_s_3_unused	[B] 1		Input
zsys_URGPIOIo_rgpio_s_2_xmod1_button	[B] 1		Input
zsys_URGPIOIo_rgpio_s_1_S5_2_bootmode	[B] 0		Input
zsys_URGPIOIo_rgpio_s_0_S5_1_bootmode	[B] 0		Input
zsys_URGPIOIo_rgpio_m_enable	[B] 1		Output
> zsys_URGPIOIo_rgpio_m_23dt12_unused[11:0]	[H] 000		Output
zsys_URGPIOIo_rgpio_m_23_PJTAG_SRST	[B] 1		Input
zsys_URGPIOIo_rgpio_m_22_PJTAG_TRST	[B] 1		Input
zsys_URGPIOIo_rgpio_m_21_FMC_CLKDIR	[B] 0		Input
zsys_URGPIOIo_rgpio_m_20_SD_WP	[B] 0		Input
zsys_URGPIOIo_rgpio_m_19_reserved	[B] 0		Input
zsys_URGPIOIo_rgpio_m_18_S5_4_FMCVADJ	[B] 1		Input
zsys_URGPIOIo_rgpio_m_17_S5_3_USER	[B] 1		Input
zsys_URGPIOIo_rgpio_m_16_XMOD2BUTTON	[B] 1		Input
> zsys_URGPIOIo_rgpio_m_15dt13_PHY_LEDS[2:0]	[H] 7		Input
zsys_URGPIOIo_rgpio_m_12_CAN_FAULT	[B] 0		Input
> zsys_URGPIOIo_rgpio_m_11dt8_muxsel[3:0]	[H] 0		Output
> zsys_URGPIOIo_rgpio_m_11dt8_MUX[3:0]	[H] 0		Input
> zsys_URGPIOIo_rgpio_m_7dt6_unused[1:0]	[H] 0		Output
> zsys_URGPIOIo_rgpio_m_7dt0_data[7:0]	[H] 1F		Input
> zsys_URGPIOIo_rgpio_m_5dt0_leds[5:0]	[H] 00		Output

hw_vios

hw_vio_1 hw_vio_2 x

Dashboard Options

Name	Value	Acti...	Directi...	VIO
zsys_IWIo_CAN_0_S	[B] 0		Output	hw_vio_2
zsys_IWIo_LED_HD	[B] 0		Output	hw_vio_2
zsys_IWIo_LED_XMOD2	[B] 0		Output	hw_vio_2

Vivado Hardware Manager

System Design - Vivado

Block Design

Activated interfaces:

Type	Note
DDR	
QSPI	MIO
SD0	MIO
SD1	MIO
CAN0	EMIO
I2C0	MIO
PJTAG0	MIO
UART0	MIO
GPIO0	MIO
SWDT0..1	
TTC0..3	
GEM3	MIO
USB0	MIO/GTP
PCIe	MIO/GTP
SATA	GTP
DisplayPort	EMIO/GTP

PS Interfaces

Constrains

Basic module constrains

_i_bitgen.xdc
<pre>set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design] set_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current_design]</pre>

Design specific constrain

_i_io.xdc

```
#TEBF0818
# system controller ip
#LED_HD SC0      J3:C13
#LED_XMOD SC17   J3:B19
#CAN RX SC19     J3:B23 B26_L2_P
#CAN TX SC18     J3:B22 B26_L2_N
#CAN S SC16      J3:B18 B26_L3_N

set_property PACKAGE_PIN J14 [get_ports BASE_sc0]
set_property PACKAGE_PIN F15 [get_ports BASE_sc5]
set_property PACKAGE_PIN H13 [get_ports BASE_sc6]
set_property PACKAGE_PIN H14 [get_ports BASE_sc7]
set_property PACKAGE_PIN A15 [get_ports BASE_sc10_io]
set_property PACKAGE_PIN B15 [get_ports BASE_sc11]
set_property PACKAGE_PIN C13 [get_ports BASE_sc12]
set_property PACKAGE_PIN C14 [get_ports BASE_sc13]
set_property PACKAGE_PIN E13 [get_ports BASE_sc14]
set_property PACKAGE_PIN E14 [get_ports BASE_sc15]
set_property PACKAGE_PIN A13 [get_ports BASE_sc16]
set_property PACKAGE_PIN B13 [get_ports BASE_sc17]
set_property PACKAGE_PIN A14 [get_ports BASE_sc18]
set_property PACKAGE_PIN B14 [get_ports BASE_sc19]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc0]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc5]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc6]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc7]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc10_io]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc11]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc12]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc13]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc14]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc15]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc16]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc17]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc18]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc19]

# Audio Codec
#LRCLK          J3:D22
#BCLK           J3:D23
#DAC_SDATA      J3:C21
#ADC_SDATA      J3:C22
set_property PACKAGE_PIN G14 [get_ports I2S_lrclk ]
set_property PACKAGE_PIN G15 [get_ports I2S_bclk ]
set_property PACKAGE_PIN F13 [get_ports I2S_sdin ]
set_property PACKAGE_PIN G13 [get_ports I2S_sdout ]
set_property IOSTANDARD LVCMOS18 [get_ports I2S_lrclk ]
set_property IOSTANDARD LVCMOS18 [get_ports I2S_bclk ]
set_property IOSTANDARD LVCMOS18 [get_ports I2S_sdin ]
set_property IOSTANDARD LVCMOS18 [get_ports I2S_sdout ]
```

For Vitis project creation, follow instructions from:

[Vitis](#)

Application

Template location: "<project folder>\sw_lib\sw_apps\"

zynqmp_fsbl

TE modified 2023.2 FSBL

General:

- Modified Files: xfsbl_main.c, xfsbl_hooks.h/.c, xfsbl_board.h/.c (search for 'TE Mod' on source code)
- Add Files: te_xfsbl_hooks.h/.c (for hooks and board)
- General Changes:
 - Display FSBL Banner and Device Name

Module Specific:

- Add Files: all TE Files start with te_
 - Si5338 Configuration
 - OTG+PCIe Reset over MIO
 - I2C MUX for EEPROM MAC

zynqmp_pmufw

Xilinx default PMU firmware.

hello_te0813

Hello TE0813 is a Xilinx Hello World example as endless loop instead of one console output.

u-boot

U-Boot.elf is generated with PetaLinux. Vitis is used to generate Boot.bin.

Software Design - PetaLinux

For PetaLinux installation and project creation, follow instructions from:

- [PetaLinux KICKstart](#)

Config

Start with **petalinux-config** or **petalinux-config --get-hw-description**

Activate:

- select SD default instead of eMMC:

- CONFIG_SUBSYSTEM_PRIMARY_SD_PSU_SD_1_SELECT=y
- add new flash partition for bootscr and sizing
 - CONFIG_SUBSYSTEM_FLASH_PSU_QSPI_0_BANKLESS_PART0_SIZE=0xA00000
 - CONFIG_SUBSYSTEM_FLASH_PSU_QSPI_0_BANKLESS_PART1_SIZE=0x2000000
 - CONFIG_SUBSYSTEM_FLASH_PSU_QSPI_0_BANKLESS_PART2_SIZE=0x40000
 - CONFIG_SUBSYSTEM_FLASH_PSU_QSPI_0_BANKLESS_PART3_NAME="bootscr"
 - CONFIG_SUBSYSTEM_FLASH_PSU_QSPI_0_BANKLESS_PART3_SIZE=0x80000
- Identification
 - CONFIG_SUBSYSTEM_HOSTNAME="Trenz"
 - CONFIG_SUBSYSTEM_PRODUCT="TE0813_TEBF0818"

U-Boot

Start with **petalinux-config -c u-boot**

Changes:

- MAC from eeprom together with uboot and device tree settings:
 - CONFIG_ENV_OVERWRITE=y
 - CONFIG_NVMEM=y
 - CONFIG_DM_RTC=y (needed for nvmem driver because of bug in uboot)
- Boot Modes:
 - CONFIG_QSPI_BOOT=y
 - CONFIG_SD_BOOT=y
 - CONFIG_ENV_IS_IN_FAT is not set
 - CONFIG_ENV_IS_IN_NAND is not set
 - CONFIG_ENV_IS_IN_SPI_FLASH is not set
 - CONFIG_BOOT_SCRIPT_OFFSET=0x2A40000
- Identification
 - CONFIG_IDENT_STRING=" TE0813_TEBF0818"

Change platform-top.h:

Device Tree

project-spec\meta-user\recipes-bsp\device-tree\files\system-user.dtsi

```
/include/ "system-conf.dtsi"

/*----- gtr -----*/

//https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18841716
//Zynq+Ultrascale+MPSOC+Linux+SIOU+driver
/ {
    refclk3:psgtr_dp_clock {
        compatible = "fixed-clock";
        #clock-cells = <0x00>;
        clock-frequency = <27000000>;
    };

    refclk2:psgtr_pcie_usb_clock {
        compatible = "fixed-clock";
        #clock-cells = <0x00>;
        clock-frequency = <100000000>;
    };
};
```



```

refclk1:psgtr_sata_clock {
    compatible = "fixed-clock";
    #clock-cells = <0x00>;
    clock-frequency = <150000000>;
};

refclk0:psgtr_unused_clock {
    compatible = "fixed-clock";
    #clock-cells = <0x00>;
    clock-frequency = <100000000>;
};

&psgtr {
    clocks = <&refclk0 &refclk1 &refclk2 &refclk3>;
    //clocks = <&refclk0 &refclk2 &refclk3>;
    /* ref clk instances used per lane */
    clock-names = "ref0\0ref1\0ref2\0ref3";
};

/*----- SD -----*/
&sdhci0 {
    // disable-wp;
    no-1-8-v;
};

&sdhci1 {
    // disable-wp;
    no-1-8-v;
};

/*----- USB -----*/
&dwc3_0 {
    status = "okay";
    dr_mode = "host";
    snps,usb3_lpm_capable;
    snps,dis_u3_susphy_quirk;
    snps,dis_u2_susphy_quirk;
    phy-names = "usb2-phy", "usb3-phy";
    maximum-speed = "super-speed";
};

/*----- ETH PHY -----*/
&gem3 {
    /delete-property/ local-mac-address;
    phy-handle = <&phy0>;

    nvmem-cells = <&eth0_addr>;
    nvmem-cell-names = "mac-address";

    phy0: phy0@1 {
        device_type = "ethernet-phy";
        reg = <1>;
    };
};

```

```

/*----- SATA PHY -----*/
&sata {

    ceva,p0-burst-params = <0x13084a06>;
    ceva,p0-cominit-params = <0x18401828>;
    ceva,p0-comwake-params = <0x614080e>;
    ceva,p0-retry-params = <0x96a43ffc>;
    ceva,p1-burst-params = <0x13084a06>;
    ceva,p1-cominit-params = <0x18401828>;
    ceva,p1-comwake-params = <0x614080e>;
    ceva,p1-retry-params = <0x96a43ffc>;

};

/*----- QSPI -----*/
&qspi {
    #address-cells = <1>;
    #size-cells = <0>;
    status = "okay";
    flash0: flash@0 {
        compatible = "jedec,spi-nor";
        reg = <0x0>;
        #address-cells = <1>;
        #size-cells = <1>;

        spi-rx-bus-width = <4>;
        spi-tx-bus-width = <4>;
        spi-max-frequency = <90000000>;
    };
};

/*----- I2C -----*/
&i2c0 {
    i2cswitch@73 { // u
        compatible = "nxp,pca9548";
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <0x73>;
        i2c-mux-idle-disconnect;
        i2c@0 { // MCLK TEBF0818 SI5338A, 570FBB000290DG_unassembled
            reg = <0>;
        };
        i2c@1 { // SFP TEBF0818 PCF8574DWR
            reg = <1>;
        };
        i2c@2 { // PCIE
            reg = <2>;
        };
        i2c@3 { // SFP1 TEBF0818
            reg = <3>;
        };
        i2c@4 { // SFP2 TEBF0818
            reg = <4>;
        };
        i2c@5 { // TEBF0818 EEPROM
            reg = <5>;
            eeprom: eeprom@50 {
                compatible = "microchip,24aa025", "atmel,24c02";
                reg = <0x50>;
            };
        };
    };
};

```

```

        #address-cells = <1>;
        #size-cells = <1>;
        eth0_addr: eth-mac-addr@FA {
            reg = <0xFA 0x06>;
        };
    };
};
i2c@6 { // TEBF0818 FMC
    reg = <6>;
};
i2c@7 { // TEBF0818 USB HUB
    reg = <7>;
};
};
i2cswitch@77 { // u
    compatible = "nxp,pca9548";
    reg = <0x77>;
    i2c-mux-idle-disconnect;
    i2c@0 { // TEBF0818 PMOD P1
        reg = <0>;
    };
    i2c@1 { // i2c Audio Codec
        reg = <1>;
        /*
        adau1761: adau1761@38 {
            compatible = "adi,adau1761";
            reg = <0x38>;
        };
        */
    };
    i2c@2 { // TEBF0818 Firefly A
        reg = <2>;
    };
    i2c@3 { // TEBF0818 Firefly B
        reg = <3>;
    };
    i2c@4 { //Module PLL Si5338 or SI5345
        reg = <4>;
    };
    i2c@5 { //TEBF0818 CPLD
        reg = <5>;
    };
    i2c@6 { //TEBF0818 Firefly PCF8574DWR
        reg = <6>;
    };
    i2c@7 { // TEBF0818 PMOD P3
        reg = <7>;
    };
};
};
};

```

Kernel

Start with **petalinux-config -c kernel**

Changes:

- Only needed to fix JTAG Debug issue:
 - # CONFIG_CPU_FREQ is not set
- Support PCIe memory card
 - CONFIG_NVME_CORE=y
 - CONFIG_BLK_DEV_NVME=y
 - # CONFIG_NVME_MULTIPATH is not set
 - # CONFIG_NVME_VERBOSE_ERRORS is not set
 - # CONFIG_NVME_HWMON is not set
 - # CONFIG_NVME_AUTH is not set
 - CONFIG_NVME_TARGET=y
 - # CONFIG_NVME_TARGET_PASSTHRU is not set
 - # CONFIG_NVME_TARGET_LOOP is not set
 - # CONFIG_NVME_TARGET_FC is not set
 - # CONFIG_NVME_TARGET_TCP is not set
 - # CONFIG_NVME_TARGET_AUTH is not set
 - CONFIG_SATA_AHCI=y
 - CONFIG_SATA_MOBILE_LPM_POLICY=0

Rootfs

Start with **petalinux-config -c rootfs**

Changes:

- For web server app:
 - CONFIG_busybox-httpd=y
- For additional test tools only:
 - CONFIG_i2c-tools=y
 - CONFIG_packagegroup-petalinux-utils=y (util-linux,cpufrequtils,bridge-utils,mtd-utils,usbutils,pciutils,canutils,i2c-tools,smartmontools,e2fsprogs)
- For auto login:
 - CONFIG_imagefeature-serial-autologin-root=y

FSBL patch (alternative for vitis fsbl trenz patch)

See "<project folder>\os\petalinux\project-spec\meta-user\recipes-bsp\embeddedsb"



te_* files are identical to files in "<project folder>\sw_lib\sw_apps\zynqmp_fsbl\src".
[Petalinux Troubleshoot#Petalinux2023.2](#)

Applications

See "<project folder>\os\petalinux\project-spec\meta-user\recipes-apps\"

startup

Script App to load init.sh from SD Card if available.

webfwu

Webserver application suitable for ZynqMP access. Need busybox-httpd

Additional Software

SI5338

File location "<project folder>\misc\PLL\SI5338_B\SI5338-*.slabtimeproj"

General documentation how you work with this project will be available on [SI5338](#)

Appx. A: Change History and Legal Notices

Document Change History

To get content of older revision go to "Change History" of this page and select older document revision number.

Date	Document Revision	Authors	Description
<div>Error rendering macro 'page-info'</div> <div>Ambiguous method overload ing for method jdk. proxy27 9.\$Proxy 4022#hasContentLevelPermission . Cannot resolve which</div>	<div>Error rendering macro 'page-info'</div> <div>Ambiguous method overload ing for method jdk. proxy27 9.\$Proxy 4022#hasContentLevelPermission . Cannot resolve which</div>	<div>Error rendering macro 'page-info'</div> <div>Ambiguous method overload ing for method jdk. proxy27 9.\$Proxy 4022#hasContentLevelPermission . Cannot resolve which</div>	<div><ul style="list-style-type: none">Release Vivado 2023.2new variant</div>

method
to
invoke
for [null,
class
java.
lang.
String,
class
com.
atlassian
.
confluen
ce.
pages.
Page]
due to
overlapp
ing
prototyp
es
between
:
[interfac
e com.
atlassian
.
confluen
ce.user.
Conflue
nceUser
, class
java.
lang.
String,
class
com.
atlassian
.

method
to
invoke
for [null,
class
java.
lang.
String,
class
com.
atlassian
.
confluen
ce.
pages.
Page]
due to
overlapp
ing
prototyp
es
between
:
[interfac
e com.
atlassian
.
confluen
ce.user.
Conflue
nceUser
, class
java.
lang.
String,
class
com.
atlassian
.

method
to
invoke
for [null,
class
java.
lang.
String,
class
com.
atlassian
.
confluen
ce.
pages.
Page]
due to
overlapp
ing
prototyp
es
between
:
[interfac
e com.
atlassian
.
confluen
ce.user.
Conflue
nceUser
, class
java.
lang.
String,
class
com.
atlassian
.

confluen ce.core. Content EntityOb ject] [interfac e com. atlassian .user. User, class java. lang. String, class com. atlassian . confluen ce.core. Content EntityOb ject]	confluen ce.core. Content EntityOb ject] [interfac e com. atlassian .user. User, class java. lang. String, class com. atlassian . confluen ce.core. Content EntityOb ject]	confluen ce.core. Content EntityOb ject] [interfac e com. atlassian .user. User, class java. lang. String, class com. atlassian . confluen ce.core. Content EntityOb ject]	
2023-09-27	v.11	Manuela Strücker	<ul style="list-style-type: none"> new variants
2023-09-13	v.10	John Hartfiel	<ul style="list-style-type: none"> Release Vivado 2022.2 new variants script update
2022-10-20	v.6	Manuela Strücker	<ul style="list-style-type: none"> Release Vivado 2021.2.1 new variants script update
2022-09-06	v.4	Manuela Strücker	<ul style="list-style-type: none"> new variants
2021-10-28	v.2	Manuela Strücker	<ul style="list-style-type: none"> Release 2020.2
	All		

**Error
renderi
ng
macro
'page-
info'**

Ambiguo
us
method
overload
ing for
method
jdk.
proxy27
9.\$Proxy
4022#ha
sConten
tLevelPe
rmission
.

Cannot
resolve
which
method
to
invoke
for [null,
class
java.
lang.
String,
class
com.
atlassian
.
confluen
ce.
pages.

Page]
due to
overlapp
ing
prototyp
es
between
:
[interfac
e com.
atlassian
.
confluen
ce.user.
Conflue
nceUser
, class
java.
lang.
String,
class
com.
atlassian
.
confluen
ce.core.
Content
EntityOb
ject]
[interfac
e com.
atlassian
.user.
User,
class
java.
lang.
String,
class

com.
atlassian
.
confluen
ce.core.
Content
EntityOb
ject]

Document change history.

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH](#). The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no [SVHC \(Substances of Very High Concern\) on the Candidate List](#) are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the [European Chemicals Agency \(ECHA\)](#).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.
proxy279.\$Proxy4022#hasContentLevelPermission. Cannot resolve which method to
invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due
to overlapping prototypes between: [interface com.atlassian.confluence.user.
ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.
ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class
com.atlassian.confluence.core.ContentEntityObject]

