

# TE0821 Test Board

## Table of contents

### Overview

ZynqMP OS Design with Linux Example and simple frequency counter to measure SI5338 Reference  
CLK with Vivado HW Manager  
Wiki Resources page <https://wiki.linuxte.org/te0821-info>

- 1.3 Release Notes and Know Issues
- 1.4 Requirements

## Key Features

- 1.4.1 Software
- 1.4.2 Hardware
- 1.5 Content
  - 1.5.1 Design Sources
  - 1.5.2 Additional Sources
  - 1.5.3 Prebuilt
  - 1.5.4 Download
- 2 Vitis/Vivado 2022.2
- 3 PetaLinux
- 4 SD
- 5 ETH
- 6 USB
- 7 I2C
- 8 Launch
- 9 RTC
- 10 FMeter
- 11 MAC from EEPROM
- 12 User LED
- 13 Modified FSBL for SI5338 programming
- 3.1 Programming
  - 3.1.1 Get prebuilt boot binaries
  - 3.1.2 QSPI-Boot mode
  - 3.1.3 SD-Boot mode
  - 3.1.4 JTAG
- 3.2 Usage
  - 3.2.1 Linux
  - 3.2.2 Vivado HW Manager

## Revision History

- 4 System Design - Vivado
  - 4.1 Block Design
  - 4.2 Constraints
- 5 Software Design - Vitis
  - 5.1 Application
    - 5.1.1 zynqmp\_fsbl
    - 5.1.2 zynqmp\_pmufw
    - 5.1.3 hello\_te0821
    - 5.1.4 u-boot
- 6 Software Design - PetaLinux
  - 6.1 Cores
  - 6.2 U-Boot
  - 6.3 Device Tree
  - 6.4 Kernel
  - 6.5 Rootfs
  - 6.6 FSBL patch (alternative for vitis fsbl ifrenz patch)
  - 6.7 Applications
    - 6.7.1 startup
    - 6.7.2 webfwu
- 7 Additional Software
- 8 Appx. A: Change History and Legal Notices
  - 8.1 Document Change History
  - 8.2 Data Privacy
  - 8.3 Document Warranty
  - 8.4 Limitation of Liability
  - 8.5 Copyright Notice
  - 8.6 Technology Licenses
  - 8.7 Environmental Protection
  - 8.8 REACH, RoHS and WEEE
- 9 Table of contents

Date	Vivado PS Interfaces	Project Built	Authors	Description
2023-09-19	<ul style="list-style-type: none"><li>4.2.1 Basic module TE0821 test board</li><li>4.2.2 Design specification</li></ul> <ul style="list-style-type: none"><li>5 Software Design - Vitis<ul style="list-style-type: none"><li>5.1 Application<ul style="list-style-type: none"><li>5.1.1 zynqmp_fsbl</li><li>5.1.2 zynqmp_pmufw</li><li>5.1.3 hello_te0821</li><li>5.1.4 u-boot</li></ul></li></ul></li></ul>	TE0821-test_board-vivado_2022.2-build_8_20230919135517.zip TE0821-test_board_noprebuild-it-vivado_2022.2-build_8_20230919135517.zip	Manuela Strücker	<ul style="list-style-type: none"><li>Release Vivado 2022.2</li><li>new variants</li></ul>
2022-11-07	<ul style="list-style-type: none"><li>6.1 Cores</li><li>6.2 U-Boot</li><li>6.3 Device Tree</li><li>6.4 Kernel</li><li>6.5 Rootfs</li><li>6.6 FSBL patch (alternative for vitis fsbl ifrenz patch)</li><li>6.7 Applications<ul style="list-style-type: none"><li>6.7.1 startup</li><li>6.7.2 webfwu</li></ul></li></ul>	TE0821-test_board-vivado_2021.2-build_20_20221107115647.zip TE0821-test_board_noprebuild-it-vivado_2021.2-build_20_20221107115647.zip	Manuela Strücker	<ul style="list-style-type: none"><li>bugfix uncomm ent block design modifications in mod_bd.tcl</li><li>added jtag2axi for test purposes</li></ul>
2022-10-24	<ul style="list-style-type: none"><li>7 Additional Software</li><li>8 Appx. A: Change History and Legal Notices<ul style="list-style-type: none"><li>8.1 Document Change History</li><li>8.2 Data Privacy</li><li>8.3 Document Warranty</li><li>8.4 Limitation of Liability</li><li>8.5 Copyright Notice</li><li>8.6 Technology Licenses</li><li>8.7 Environmental Protection</li><li>8.8 REACH, RoHS and WEEE</li></ul></li></ul>	TE0821-test_board-vivado_2021.2-build_19_20221024161132.zip TE0821-test_board_noprebuild-it-vivado_2021.2-build_19_20221024161132.zip	Manuela Strücker	<ul style="list-style-type: none"><li>Release Vivado 2021.2.1</li><li>new variants</li><li>script update</li></ul>

2021-10-21	2020.2	TE0821-test_board-vivado_2020.2-build_8_20211013085513.zip TE0821-test_board_noprebuilt-vivado_2020.2-build_8_20211013085523.zip	John Hartfiel	<ul style="list-style-type: none"> <li>Replace 19.2 FSBL with 20.2 FSBL version</li> <li>bugfix template, to support different DDR size</li> <li>bugfix 2GB linux image</li> </ul>
2021-08-24	2020.2	TE0821-test_board_noprebuilt-vivado_2020.2-build_7_20210824103059.zip TE0821-test_board-vivado_2020.2-build_7_20210824103042.zip	Mohsen Chamanbaz	<ul style="list-style-type: none"> <li>startup application added</li> <li>webfwu application added</li> </ul>
2021-08-17	2020.2	TE0821-test_board_noprebuilt-vivado_2020.2-build_7_20210817112843.zip TE0821-test_board-vivado_2020.2-build_7_20210817112826.zip	Mohsen Chamanbaz	<ul style="list-style-type: none"> <li>2020.2 release</li> </ul>
2020-10-06	2019.2	TE0821-test_board_noprebuilt-vivado_2019.2-build_15_20201006104048.zip TE0821-test_board-vivado_2019.2-build_15_20201006103533.zip	John Hartfiel	<ul style="list-style-type: none"> <li>new assembly variants</li> </ul>
2020-05-29	2019.2	TE0821-test_board_noprebuilt-vivado_2019.2-build_12_20200529054245.zip TE0821-test_board-vivado_2019.2-build_12_20200529054223.zip	John Hartfiel	<ul style="list-style-type: none"> <li>initial release</li> </ul>

**Design Revision History**

## Release Notes and Know Issues

Issues	Description	Workaround	To be fixed version
Xilinx Software	Incompatibility of board files for ZynqMP with eMMC activated for Vivado versions below /equal to 2021.2 and 2021.2.1 patch, see <a href="#">Xilinx Forum Request</a>	use corresponding board files for the Vivado versions	--

**Known Issues**

## Requirements

## Software

Software	Version	Note
Vitis	2022.2	needed  Vivado is included into Vitis installation
PetaLinux	2022.2	needed
SI ClockBuilder Pro	---	optional

### Software

## Hardware

Basic description of TE Board Part Files is available on [TE Board Part Files](#).

Complete List is available on "<project folder>\board\_files\\*\_board\_files.csv"

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EMMC	Others	Notes
TE0821-01-2AE31KA	2cg_1e_4gb	REV01	4GB	128MB	64GB	NA	NA
TE0821-01-2AE31PA	2cg_1e_4gb	REV01	4GB	128MB	64GB	NA	NA
TE0821-01-3AE31KA	3cg_1e_4gb	REV01	4GB	128MB	64GB	NA	NA
TE0821-01-3AE31PA	3cg_1e_4gb	REV01	4GB	128MB	64GB	NA	NA
TE0821-01-3BE21FA	3eg_1e_2gb	REV01	2GB	128MB	8GB	NA	NA
TE0821-01-3BE21FC	3eg_1e_2gb	REV01	2GB	128MB	8GB	NA	without encryption /NCNR
TE0821-01-3BE21FL	3eg_1e_2gb	REV01	2GB	128MB	8GB	2.5 mm connectors	NA
TE0821-01-3BE21MA	3eg_1e_2gb	REV01	2GB	128MB	8GB	NA	NA
TE0821-01-3BE21ML	3eg_1e_2gb	REV01	2GB	128MB	8GB	2.5 mm connectors	NA
TE0821-01-3BE91ND	3eg_1e_4gb	REV01	4GB	128MB	32GB	NA	NA
TE0821-01-3BI21FA	3eg_1i_2gb	REV01	2GB	128MB	8GB	NA	NA
TE0821-01-3BI21FL	3eg_1i_2gb	REV01	2GB	128MB	8GB	2.5 mm connectors	NA
TE0821-01-3BI21MA	3eg_1i_2gb	REV01	2GB	128MB	8GB	NA	NA
TE0821-01-4DE31FL	4ev_1e_4gb	REV01	4GB	128MB	8GB	2.5 mm connectors	NA
TE0821-01-4DE31ML	4ev_1e_4gb	REV01	4GB	128MB	8GB	2.5 mm connectors	NA

TE0821-01-S003	3eg_1e_2gb	REV01	2GB	128MB	8GB	NA	CAO
TE0821-01-S004	3cg_1i_2gb	REV01	2GB	128MB	8GB	NA	CAO

\* used as reference

#### Hardware Modules

Design supports following carriers:

Carrier Model	Notes
TE0701	<ul style="list-style-type: none"> <li>Important: See restrictions on usage with 7 Serie Carriers: <a href="#">4 x 5 SoM Carriers</a></li> </ul>
TE0703*	<ul style="list-style-type: none"> <li>Important: See restrictions on usage with 7 Serie Carriers: <a href="#">4 x 5 cm carriers</a></li> <li>Used as reference carrier.</li> </ul>
TE0705	<ul style="list-style-type: none"> <li>Important: See restrictions on usage with 7 Serie Carriers: <a href="#">4 x 5 SoM Carriers</a></li> </ul>
TE0706	<ul style="list-style-type: none"> <li>Important: See restrictions on usage with 7 Serie Carriers: <a href="#">4 x 5 SoM Carriers</a></li> </ul>
TEBA0841	<ul style="list-style-type: none"> <li>Important: See restrictions on usage with 7 Serie Carriers: <a href="#">4 x 5 SoM Carriers</a></li> <li>No SD Slot available, pins goes to Pin Header</li> <li>For TEBA0841 REV01, please contact TE support</li> </ul>
TEF1002	<ul style="list-style-type: none"> <li>Important: See restrictions on usage with 7 Serie Carriers: <a href="#">4 x 5 SoM Carriers</a></li> </ul>

\* used as reference

#### Hardware Carrier

Additional HW Requirements:

Additional Hardware	Notes
USB Cable for JTAG/UART	Check Carrier Board and Programmer for correct type
XMOD Programmer	Carrier Board dependent, only if carrier has no own FTDI
Cooler	It's recommended to use cooler on ZynqMP device

\*used as reference

#### Additional Hardware

## Content

For general structure and of the reference design, see [Project Delivery - AMD devices](#)

## Design Sources

Type	Location	Notes
Vivado	<project folder>\block_design <project folder>\constraints <project folder>\ip_lib <project folder>\board_files	Vivado Project will be generated by TE Scripts
Vitis	<project folder>\sw_lib	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation
PetaLinux	<project folder>\os\petalinux	PetaLinux template with current configuration

#### Design sources

## Additional Sources

Type	Location	Notes
SI5338	<project folder>\misc\PLL\SI5338_B	SI5338 Project with current PLL Configuration
init.sh	<project folder>\misc\sd	Additional Initialization Script for Linux

#### Additional design sources

## Prebuilt

File	File-Extension	Description
BIF-File	*.bif	File with description to generate Bin-File
BIN-File	*.bin	Flash Configuration File with Boot-Image (Zynq-FPGAs)
BIT-File	*.bit	FPGA (PL Part) Configuration File
Boot Script-File	*.scr	Distro Boot Script file
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports	---	Report files in different formats
Device Tree	*.dts	Device tree (2 possible, one for u-boot and one for linux)

Hardware-Platform-Description-File	*.xsa	Exported Vivado <a href="#">hardware description file</a> for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
OS-Image	*.ub	Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

**Prebuilt files (only on ZIP with prebuilt content)**

## Download

Reference Design is only usable with the specified Vivado/Vitis/PetaLinux version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

- [TE0821 "Test Board" Reference Design](#)

## Design Flow



Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first launch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

- [AMD Development Tools#XilinxSoftware-BasicUserGuides](#)
- [Vivado Projects - TE Reference Design](#)
- [Project Delivery](#).

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "\_create\_win\_setup.cmd" on Windows OS and "\_create\_linux\_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/Vitis GUI. For currently Scripts limitations on Win and Linux OS see: [Project Delivery Currently limitations of functionality](#)



**Caution!** Win OS has a 260 character limit for path lengths which can affect the Vivado tools. To avoid this issue, use Virtual Drive or the shortest possible names and directory locations for the reference design (for example "x:\<project folder>")

1. Run \_create\_win\_setup.cmd/\_create\_linux\_setup.sh and follow instructions on shell:

#### `_create_win_setup.cmd/_create_linux_setup.sh`

```
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: <absolute project path>
-----
-----TE Reference
Design-----
-----
-- (0) Module selection guide, project creation...prebuilt export...
-- (1) Create minimum setup of CMD-Files and exit Batch
-- (2) Create maximum setup of CMD-Files and exit Batch
-- (3) (internal only) Dev
-- (4) (internal only) Prod
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (g) Install Board Files from Xilinx Board Store (beta)
-- (a) Start design with unsupported Vivado Version (beta)
-- (x) Exit Batch (nothing is done!)
----
Select (ex.: '0' for module selection guide):
```

2. Press 0 and enter to start "Module Selection Guide"
3. Create project and follow instructions of the product selection guide, settings file will be configured automatically during this process.
  - optional for manual changes: Select correct device and Xilinx install path on "design\_basic\_settings.cmd" and create Vivado project with "vivado\_create\_project\_gui mode.cmd"



Note: Select correct one, see also [Vivado Board Part Flow](#)

4. Create hardware description file (.xsa file) for PetaLinux project and export to prebuilt folder

**run on Vivado TCL (Script generates design and export files into "<project folder>\prebuilt\hardware\<short name>")**

```
TE::hw_build_design -export_prebuilt
```



Using Vivado GUI is the same, except file export to prebuilt folder.

5. Create and configure your PetaLinux project with exported .xsa-file, see [PetaLinux KICKstart](#)
  - use TE Template from "<project folder>\os\petalinux"
  - use exported .xsa file from "<project folder>\prebuilt\hardware\<short name>". **Note:** HW Export from Vivado GUI creates another path as default workspace.
  - The build images are located in the "<plnx-proj-root>/images/linux" directory
6. Configure the **boot.scr** file as needed, see [Distro Boot with Boot.scr](#)
7. Generate Programming Files with Vitis (recommended)
  - a. Copy PetaLinux build image files to prebuilt folder
    - copy **u-boot.elf**, **system.dtb**, **bl31.elf**, **image.ub** and **boot.scr** from "<plnx-proj-root>/images/linux" to prebuilt folder



"<project folder>\prebuilt\os\petalinux\<ddr size>" or "<project folder>\prebuilt\os\petalinux\<short name>"

b. Generate Programming Files with Vitis

**run on Vivado TCL (Script generates applications and bootable files, which are defined in "test\_board\sw\_libapps\_list.csv")**

```
TE::sw_run_vitis -all
TE::sw_run_vitis (optional; Start Vitis from Vivado GUI or
start with TE Scripts on Vivado TCL)
```



TCL scripts generate also platform project, this must be done manually in case GUI is used. See [Vitis](#)

8. Generate Programming Files with Petalinux (alternative), see [PetaLinux KICKstart](#)

## Launch

## Programming



Check Module and Carrier TRMs for proper HW configuration before you try any design.

Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch.

Xilinx documentation for programming and debugging: [Vivado/Vitis/SDSoC-Xilinx Software Programming and Debugging](#)

Note: Depending on CPLD Firmware and Boot Mode settings, QSPI boot with Linux image on SD or complete SD Boot is possible.

## Get prebuilt boot binaries

1. Run `_create_win_setup.cmd/_create_linux_setup.sh` and follow instructions on shell
2. Press 0 and enter to start "Module Selection Guide"
  - a. Select assembly version
  - b. Validate selection
  - c. Select Create and open delivery binary folder



Note: Folder "<project folder>\\_binaries\_<Article Name>" with subfolder "boot\_<app name>" for different applications will be generated

## QSPI-Boot mode

Option for **Boot.bin** on QSPI Flash and **image.ub** and **boot.scr** on **SD** or **USB**.

1. Connect **JTAG** and power on carrier with module



2. Open Vivado Project with "vivado\_open\_existing\_project\_gui mode.cmd" or if not created, create with "vivado\_create\_project\_gui mode.cmd"

#### run on Vivado TCL (Script programs BOOT.bin on QSPI flash)

```
TE::pr_program_flash -swapp u-boot  
TE::pr_program_flash -swapp hello_te0821 (optional)
```



To program with Vitis/Vivado GUI, use special FSBL (fsbl\_flash) on setup

3. Copy **image.ub** and **boot.scr** on **SD** or **USB**
  - use files from "<project folder>\\_binaries\_<Article Name>\boot\_linux" from generated binary folder, see: [Get prebuilt boot binaries](#)
  - or use prebuilt file location, see "<project folder>\prebuilt\file\_location.txt"
4. Set Boot Mode to **QSPI-Boot** and insert **SD** or **USB**.
  - Depends on Carrier, see carrier TRM.

## SD-Boot mode

Use this description for CPLD Firmware with SD Boot selectable.

1. Copy **image.ub**, **boot.src** and **Boot.bin** on **SD**
  - use files from "<project folder>\\_binaries\_<Article Name>\boot\_linux" from generated binary folder, see: [Get prebuilt boot binaries](#)
  - or use prebuilt file location, see "<project folder>\prebuilt\file\_location.txt"
2. Set Boot Mode to SD-Boot.
  - Depends on Carrier, see carrier TRM.
3. Insert SD-Card in SD-Slot.

## JTAG

Not used on this Example.

## Usage

1. Prepare HW like described on section [Programming](#)
2. Connect UART USB (most cases same as JTAG)
3. Select SD Card or QSPI as Boot Mode (Depends on used programming variant)



Note: See TRM of the Carrier, which is used.



Starting with Petalinux version 2020.1, the industry standard "Distro-Boot" boot flow for U-Boot was introduced, which significantly expands the possibilities of the boot process and has the primary goal of making booting much more standardised and predictable.

The boot options described above describe the common boot processes for this hardware; other boot options are possible.


For more information see [Distro Boot with Boot.scr](#)

4. Power On PCB

1. ZynqMP Boot ROM loads PMU Firmware and FSBL from SD/QSPI Flash into OCM
2. FSBL init PS, programs PL using the bitstream and loads U-boot from SD into DDR,
3. U-boot loads Linux (**image.ub**) from SD/QSPI/... into DDR


## Linux

1. Open Serial Console (e.g. putty)
  - a. Speed: 115200
  - b. Select COM Port

 Win OS, see device manager, Linux OS see dmesg |grep tty (UART is \*USB1)

2. Linux Console:

```
# password disabled
petalinux login: root
Password: root
```

 Note: Wait until Linux boot finished

3. You can use Linux shell now.

```
i2cdetect -y -r 0    (check I2C 0 Bus)
dmesg | grep rtc     (RTC check)
udhcpc              (ETH0 check)
lsusb                (USB check)
```

4. Option Features

- Webserver to get access to Zynq
  - insert IP on web browser to start web interface
- init.sh scripts
  - add init.sh script on SD, content will be load automatically on startup (template included in "<project folder>\misc\SD")

## Vivado HW Manager

Open Vivado HW-Manager and add VIO signal to dashboard (\*.ltx located on prebuilt folder)

Monitoring:

- SI5338\_CLK0 Counter:
  - Set radix from VIO signals to unsigned integer.  
Note: Frequency Counter is inaccurate and displayed unit is Hz for CLK signals
- SI5338 CLK1 is configured to 200MHz by default and SI5338 CLK3 is configured to 125MHz by default.

Control:

- Simple loopback vio\_test\_in test\_out

- LED over X0/X1 , see [TE0821 CPLD#LED](#)



## System Design - Vivado

## Block Design



## PS Interfaces

Activated interfaces:

Type	Note
DDR	
QSPI	MIO
SD0	MIO
SD1	MIO
I2C0	MIO

UART0	MIO
GPIO0	MIO
SWDT0..1	
TTC0..3	
GEM3	MIO
USB0	MIO, USB2 only

#### PS Interfaces

## Constrains

### Basic module constrains

<b>_i_bitgen_common.xdc</b>
<pre>set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design] set_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current_design]</pre>

### Design specific constrain

<b>_i_io.xdc</b>
<pre>set_property PACKAGE_PIN E5 [get_ports {SI5338_CLK0_D_clk_p[0]}] set_property IOSTANDARD LVDS [get_ports {SI5338_CLK0_D_clk_p[0]}] set_property PACKAGE_PIN C3 [get_ports {SI5338_CLK3_D_clk_p[0]}] set_property IOSTANDARD LVDS [get_ports {SI5338_CLK3_D_clk_p[0]}]  set_property PACKAGE_PIN B1 [get_ports {x0[0]}] set_property IOSTANDARD LVCMOS18 [get_ports {x0[0]}] set_property PACKAGE_PIN C1 [get_ports {x1[0]}] set_property IOSTANDARD LVCMOS18 [get_ports {x1[0]}]  set_property PACKAGE_PIN G8 [get_ports {PHY_LED[0]}] set_property PACKAGE_PIN E9 [get_ports {PHY_LED[1]}] set_property PACKAGE_PIN D9 [get_ports {PHY_LED[2]}] set_property IOSTANDARD LVCMOS18 [get_ports {PHY_LED[*]}]  set_property PACKAGE_PIN A5 [get_ports {TEST_IN[0]}] set_property PACKAGE_PIN B6 [get_ports {TEST_OUT[0]}] set_property IOSTANDARD LVCMOS18 [get_ports {TEST_IN[0]}] set_property IOSTANDARD LVCMOS18 [get_ports {TEST_OUT[0]}]</pre>

## Software Design - Vitis

For Vitis project creation, follow instructions from:

Vitis

## Application

Template location: "<project folder>\sw\_lib\sw\_apps\"

## zynqmp\_fsbl

TE modified 2022.2 FSBL

General:

- Modified Files: xfsbl\_main.c, xfsbl\_hooks.h/.c, xfsbl\_board.h/.c (search for 'TE Mod' on source code)
- Add Files: te\_xfsbl\_hooks.h/.c (for hooks and board)
- General Changes:
  - Display FSBL Banner and Device Name

Module Specific:

- Add Files: all TE Files start with te\_
  - Si5338 Configuration
  - ETH+OTG Reset over MIO

## zynqmp\_pmufw

Xilinx default PMU firmware.

## hello\_te0821

Hello TE0821 is a Xilinx Hello World example as endless loop instead of one console output.

## u-boot

U-Boot.elf is generated with PetaLinux. Vitis is used to generate Boot.bin.

# Software Design - PetaLinux

---

For PetaLinux installation and project creation, follow instructions from:

- [PetaLinux KICKstart](#)

## Config

Start with **petalinux-config** or **petalinux-config --get-hw-description**

Changes:

- select SD default instead of eMMC:
  - CONFIG\_SUBSYSTEM\_PRIMARY\_SD\_PSU\_SD\_1\_SELECT=y
- add new flash partition for bootscr and sizing
  - CONFIG\_SUBSYSTEM\_FLASH\_PSU\_QSPI\_0\_BANKLESS\_PART0\_SIZE=0x2000000
  - CONFIG\_SUBSYSTEM\_FLASH\_PSU\_QSPI\_0\_BANKLESS\_PART1\_SIZE=0x2000000
  - CONFIG\_SUBSYSTEM\_FLASH\_PSU\_QSPI\_0\_BANKLESS\_PART2\_SIZE=0x40000
  - CONFIG\_SUBSYSTEM\_FLASH\_PSU\_QSPI\_0\_BANKLESS\_PART3\_NAME="bootscr"

- CONFIG\_SUBSYSTEM\_FLASH\_PSU\_QSPI\_0\_BANKLESS\_PART3\_SIZE=0x80000
- Identification
  - CONFIG\_SUBSYSTEM\_HOSTNAME="trenz"
  - CONFIG\_SUBSYSTEM\_PRODUCT="TE0821"

## U-Boot

Start with **petalinux-config -c u-boot**

Changes:

- MAC from eeprom together with uboot and device tree settings:
  - CONFIG\_ENV\_OVERWRITE=y
  - CONFIG\_ZYNQ\_MAC\_IN\_EEPROM is not set
  - CONFIG\_NET\_RANDOM\_ETHADDR is not set
- Boot Modes:
  - CONFIG\_QSPI\_BOOT=y
  - CONFIG\_SD\_BOOT=y
  - CONFIG\_ENV\_IS\_IN\_FAT is not set
  - CONFIG\_ENV\_IS\_IN\_NAND is not set
  - CONFIG\_ENV\_IS\_IN\_SPI\_FLASH is not set
  - CONFIG\_SYS\_REDUNDAND\_ENVIRONMENT is not set
  - CONFIG\_BOOT\_SCRIPT\_OFFSET=0x4040000
- Identification
  - CONFIG\_IDENT\_STRING=" TE0821"

Change platform-top.h:

```
#include <configs/xilinx_zynqmp.h>
#no changes
```

## Device Tree

**project-spec\meta-user\recipes-bsp\device-tree\files\system-user.dtsi**

```
/include/ "system-conf.dtsi"

/*----- SD1 sd2.0 -----*/
&sdhci1 {
    disable-wp;
    no-1-8-v;
};

/*----- USB 2.0 only -----*/
&dwc3_0 {
    status = "okay";
    dr_mode = "host";
    maximum-speed = "high-speed";
    /delete-property/phy-names;
    /delete-property/phys;
    /delete-property/snps,usb3_lpm_capable;
    snps,dis_u2_susphy_quirk;
    snps,dis_u3_susphy_quirk;
};

&usb0 {
    status = "okay";
    /delete-property/ clocks;
```

```

    /delete-property/ clock-names;
    clocks = <0x3 0x20>;
    clock-names = "bus_clk";
};

/*----- ETH PHY -----*/
&gem3 {
    /delete-property/ local-mac-address;
    phy-handle = <&phy0>;

    nvmem-cells = <&eth0_addr>;
    nvmem-cell-names = "mac-address";

    phy0: phy0@1 {
        device_type = "ethernet-phy";
        reg = <1>;
    };
};

/*----- QSPI ----- */
&qspi {
    #address-cells = <1>;
    #size-cells = <0>;
    status = "okay";
    flash0: flash@0 {
        compatible = "jedec,spi-nor";
        reg = <0x0>;
        #address-cells = <1>;
        #size-cells = <1>;
    };
};

/*----- I2C -----*/
&i2c0 {
    eeprom: eeprom@50 {
        compatible = "microchip,24aa025", "atmel,24c02";
        reg = <0x50>;

        #address-cells = <1>;
        #size-cells = <1>;
        eth0_addr: eth-mac-addr@FA {
            reg = <0xFA 0x06>;
        };
    };
};

```

## Kernel

Start with **petalinux-config -c kernel**

Changes:

- Only needed to fix JTAG Debug issue:
  - CONFIG\_CPU\_FREQ is not set

## Rootfs

Start with **petalinux-config -c rootfs**

Changes:

- For web server app:
  - CONFIG\_busybox-httpd=y
- For additional test tools only:
  - CONFIG\_i2c-tools=y
  - CONFIG\_packagegroup-petalinux-utils=y (util-linux,cpufrequtils,bridge-utils,mtd-utils,usbutils,pciutils,canutils,i2c-tools,smartmontools,e2fsprogs)
- For auto login:
  - CONFIG\_auto-login=y
  - CONFIG\_ADD\_EXTRA\_USERS="root:root;petalinux:;"

## FSBL patch (alternative for vitis fsbl trenz patch)

See "<project folder>\os\petalinux\project-spec\meta-user\recipes-bsp\embeddedsw"



te\_\* files are identical to files in "<project folder>\sw\_lib\sw\_apps\zynqmp\_fsbl\src" except for the PLL files (SI5338) which depend on PLL revision. The PLL files may have to be copied again manually into the appropriate petalinux folder "<project folder>\os\petalinux\project-spec\meta-user\recipes-bsp\embeddedsw\fsbl-firmware\git\lib\sw\_apps\zynqmp\_fsbl\src"

## Applications

See "<project folder>\os\petalinux\project-spec\meta-user\recipes-apps"

### startup

Script App to load init.sh from SD Card if available.

### webfwu

Webserver application suitable for Zynq access. Need busybox-httpd

## Additional Software

---

### SI5338

File location "<project folder>\misc\PLL\SI5338\_B\SI5338-\*.slabtimeproj"

General documentation how you work with these project will be available on [SI5338](#)

## Appx. A: Change History and Legal Notices

---

### Document Change History

To get content of older revision got to "Change History" of this page and select older document revision number.



Date	Document Revision	Authors	Description
<div> <div> Error rendering macro 'page-info'   Ambiguous us method overload ing for method jdk. proxy27 9.\$Proxy 4022#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java. lang. String, class com. atlassian </div> </div>	<div> <div> Error rendering macro 'page-info'   Ambiguous us method overload ing for method jdk. proxy27 9.\$Proxy 4022#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java. lang. String, class com. atlassian </div> </div>	<div> <div> Error rendering macro 'page-info'   Ambiguous us method overload ing for method jdk. proxy27 9.\$Proxy 4022#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java. lang. String, class com. atlassian </div> </div>	<ul style="list-style-type: none"> <li>Release Vivado 2022.2</li> <li>new variants</li> </ul>

.  
confluen  
ce.  
pages.  
Page]  
due to  
overlapp  
ing  
prototyp  
es  
between  
:  
[interfac  
e com.  
atlassian  
.  
confluen  
ce.user.  
Conflue  
nceUser  
, class  
java.  
lang.  
String,  
class  
com.  
atlassian  
.  
confluen  
ce.core.  
Content  
EntityOb  
ject]  
[interfac  
e com.  
atlassian  
.user.  
User,  
class

.  
confluen  
ce.  
pages.  
Page]  
due to  
overlapp  
ing  
prototyp  
es  
between  
:  
[interfac  
e com.  
atlassian  
.  
confluen  
ce.user.  
Conflue  
nceUser  
, class  
java.  
lang.  
String,  
class  
com.  
atlassian  
.  
confluen  
ce.core.  
Content  
EntityOb  
ject]  
[interfac  
e com.  
atlassian  
.user.  
User,  
class

.  
confluen  
ce.  
pages.  
Page]  
due to  
overlapp  
ing  
prototyp  
es  
between  
:  
[interfac  
e com.  
atlassian  
.  
confluen  
ce.user.  
Conflue  
nceUser  
, class  
java.  
lang.  
String,  
class  
com.  
atlassian  
.  
confluen  
ce.core.  
Content  
EntityOb  
ject]  
[interfac  
e com.  
atlassian  
.user.  
User,  
class

java. lang. String, class com. atlassian . conflu ce.core. Content EntityOb ject]	java. lang. String, class com. atlassian . conflu ce.core. Content EntityOb ject]	java. lang. String, class com. atlassian . conflu ce.core. Content EntityOb ject]	
2022-11-07	v.9	Manuela Strücker	<ul style="list-style-type: none"> <li>• bugfix uncomment block design modifications in mod_bd.tcl</li> <li>• added jtag2axi for test purposes</li> </ul>
2022-10-25	v.8	Manuela Strücker	<ul style="list-style-type: none"> <li>• Release Vivado 2021.2.1</li> <li>• new variants</li> <li>• script update</li> </ul>
2022-06-02	v.6	Manuela Strücker	<ul style="list-style-type: none"> <li>• Update Design flow section</li> </ul>
2021-10-13	v.5	John Hartfiel	<ul style="list-style-type: none"> <li>• Update Design files (bugfix)</li> </ul>
2021-08-24	v.4	Mohsen Chamanbaz	<ul style="list-style-type: none"> <li>• startup application added</li> <li>• webfwu application added</li> </ul>
2021-08-17	v.3	Mohsen Chamanbaz	<ul style="list-style-type: none"> <li>• 2020..2 release</li> </ul>
2020-10-06	v.2	John Hartfiel	<ul style="list-style-type: none"> <li>• new assembly variants</li> </ul>
2020-05-29	v.1	John Hartfiel	<ul style="list-style-type: none"> <li>• initial release</li> </ul>
	All		

Error

renderi

ng

macro

'page-

info'

Ambiguo

us

method

overload

ing for

method

jdk.

proxy27

9.\$Proxy

4022#ha

sConten

tLevelPe

rmission

.

Cannot

resolve

which

method

to

invoke

for [null,

class

java.

lang.

String,

class

com.

atlassian

.

confluen

ce.

pages.

Page]

due to  
overlapp  
ing  
prototyp  
es  
between  
:  
[interfac  
e com.  
atlassian  
.  
confluen  
ce.user.  
Conflue  
nceUser  
, class  
java.  
lang.  
String,  
class  
com.  
atlassian  
.  
confluen  
ce.core.  
Content  
EntityOb  
ject]  
[interfac  
e com.  
atlassian  
.user.  
User,  
class  
java.  
lang.  
String,  
class  
com.

		atlassian	
		.	
		confluen	
		ce.core.	
		Content	
		EntityOb	
		ject]	

**Document change history.**

Legal Notices

## Data Privacy

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

## Document Warranty

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

## Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

## Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

## Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

## Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

## REACH, RoHS and WEEE

### REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH](#). The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no [SVHC \(Substances of Very High Concern\) on the Candidate List](#) are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the [European Chemicals Agency \(ECHA\)](#).

### RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

### WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

#### Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.

proxy279.\$Proxy4022#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user.ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]

