

Vivado Labtools

Vivado Labtools include programming and debug for all FPGA and SoC devices. Labtools do not need license and support all Xilinx devices.



Pre-built images for labtools use may have I/O pullups defined on all FPGA I/O Pins, make sure that this is OK for your base board and attached peripherals! Please check the README.TXT in the distribution archive.


Using Labtools

Labtools can be used if pre-built images for FPGA are available, for debugging also the debug netlist file is needed.


Example Debug Session

TE0715


TE0715-xx-15 Micromodule with "VIO only" labtools pre-built design. This design does not depend on the PS subsystem being initialized by the Zynq Bootrom.



ZYNQ PS Fabric clocks can be monitored (the frequency depends on the FSBL settings). Frequency measurement reference is taken from Si5338 PLL supplied 125MHz clock. If this is not running then the PL fabric PLL flags would show clock stopped. In this dashboard it is also possible to toggle the output of DONE pin, setting it low would lit the DONE LED on TE0715.




B2B I/O Pins can be monitored in this dashboard, if no external peripherals drive the I/O then all pins would show 1 as input value. It is also possible to force I/O pins to low by writing 0 into VIO OUT port.



XADC can also be monitored to check the temperature and voltage sensor values.

TE0720



B2B I/O Pins: TE0720 is on TE0703 baseboard with no user specified VCCIO supplied for banks B13, B33, B35 - unpowered banks Read Inputs as 0 (despite the IO pullups), only B34 reads inputs as high as this bank is powered (J5 is set on TE0703)

labtool - [B:/SVN/cores/2015.2/design/TE0720/labtool/pre-built/TE0720-2IF/labtool.lpr] - Vivado Lab Edition 2015.2

File Edit Tools Window Layout View Help

Default Layout Dashboard

Hardware

Name	Status
localhost (1)	Connected
xilinx_tcf/Digilent/25163300047FA (2)	Open
arm_dap_0 (0)	N/A
xc7z020_1 (3)	Programmed
XADC (System Monitor)	
hw_vio_1 (VIO)	OK - Outputs Reset
hw_vio_2 (VIO)	OK

Debug Probe Properties

Source: NET1 IST

General Properties

Tcl Console

```

set_property PROBES.FILE {B:/SVN/cores/2015.2/design/TE0720/labtool/pre-built/TE0720-2IF/labtool.ltx} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {B:/SVN/cores/2015.2/design/TE0720/labtool/pre-built/TE0720-2IF/labtool.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]

```


Type a Tcl command here

Tcl Console Messages Serial I/O Links Serial I/O Scans

hw_vios


Name	Value	Activity	Direction	VIO
zsys_j/^xclk[31:0]	[U] 125000155		Input	hw_vio_2
zsys_j/CFGCLK[31:0]	[U] 62513548		Input	hw_vio_2
zsys_j/CLK_STOPPED	[B] 0		Input	hw_vio_2
zsys_j/FCLK0[31:0]	[U] 499999999		Input	hw_vio_2
zsys_j/FCLK1[31:0]	[U] 999999999		Input	hw_vio_2
zsys_j/FCLK2[31:0]	[U] 499999999		Input	hw_vio_2
zsys_j/FCLK3[31:0]	[U] 499999998		Input	hw_vio_2
zsys_j/FCLK_RESET[3:0]	[B] 1111		Input	hw_vio_2
zsys_j/PLL_LOCKED	[B] 1		Input	hw_vio_2
zsys_j/PLL_REFSEL	[B] 0		Output	hw_vio_2
zsys_j/PLL_RESET	[B] 0		Output	hw_vio_2
zsys_j/USRDONE0	1		Output	hw_vio_2

Clock measurements: 125MHz is Clock from Ethernet PHY, CFGCLK is FPGA internal configuration clock (nominal frequency 66MHz). TE0720 has no fixed PL clock sources, so the labtools design uses free running clock for all VIO's and PS supplied clock FCLK0 or FCLK3 as reference clock (it can be selected by changing PLL_REFSEL to 1 for FCLK0).



If the PS subsystem has executed FSBL (or it failed) then there are no clocks from PS, also the FCLK_RESET read as 0, this is indication that PS is not running at all.

TE0723



Reading analog values from XADC (50Hz noise visible)