# **Project Delivery - AMD devices**

# Tablelossantents

The mdsQTieh25Electronic FPGA Reference Designs are TCL-script based project.

• 2 Zip Project Delivery

There are several to to the transfer of the control described in Viv2n2bLPastjeatspoTtEcRetteasee Design.

2.2.1 Currently limitations of functionality

Since 2018.3 special illegation Guide" is included into "\_create\_win\_setup.cmd" and "\_create\_linux\_setup.shi"mand Files

- 2.4.1 Windows Command Files
- Execute "\_create4win\_jsetup.comdaord"Eixeate\_linux\_setup.sh"
- Select 2 Module (Selection ti Quide" (press "0" and Enter)
- 3 Feligw Einstructions Usage
  - o 3.1 Reference-Design: Getting Started

For manual configuration preaddition preaddition preaddition preaddition and files for execution will be generated with

"\_create\_win\_setup.cr=d'3<u>നി Nimidalws Ф6-ando</u>tട്ട<del>വരില്യിൽ ക്രദ്</del>വേശിട്ട് on Linux OS. If you use our prepared batch files for propertional distribution Tollowing stepsions

3.3 Environment Variables

- 1. open "design\_bastc1settings.cmd/.sh" with text editor and set correct vivado path and board part number (this. 2012 becals because done automatically with the "Module Selection Guide"). How select the cordect board part number is described on TE Board Part Files
- 2. run "vivado\_c#e&td\_phojectd\_graim bdescmd/.sh"
  - 3.4.1.1 Structure Board Parts

See Reference Design: Getting Startett 20B marce Relatails Design Extension

• 3.4.1.3 Board Part CSV Description

If you need our Board Partilles and Decido and Partillos allation.

3.4.3 XDC Conventions

3.4.4 Backup Block Design as TCL-File For Problems please therebiate kilst ware ubleshoot at first.

o 3.5 Software Design

- 3.5.1 Vitis: Generate predefined software from libraries
- 3.5.2 VITIS: Create user software project
- o 3.6 Advanced Usage

# Zip Project Deliver refined board part csv file

- 3.6.3 User defined TCL Script
- 3.6.4 SDSOC-Template

# Zip Name Peschiption

Description	perences puppent Cha ple <b>name</b> onter	inge History nts	Project Name+ (opt. Variant)		supported	VIVADO Versi	onBuild Version an	d Date
Example:	te0720	-	-test_board (_noprebuilt)	-	vivado_202 3.2	-	build_1_202 31124235959	.zip

# Last supported Release

Type or File	Version	Note
Vivado Design Suite	2023.2	
Trenz Project Scripts	2023.2.3	

Trenz <board_series>_board_files.csv</board_series>	1.4	
Trenz apps_list.csv	2.6	
Trenz zip_ignore_list.csv	1.0	
Trenz mod_bd.csv	1.1	internal usage only
Trenz prod_cfg_list.csv	1.0	internal usage only
Trenz zip.info	1.0	

## **Currently limitations of functionality**

- Important Note: QSPI Programming, see AR#00002 QSPI Programming issues
   Linux OS only: Vivado project generation fails:
- - Reason: Vivado need "en\_US.UTF-8"
  - Workaround: Check language in ":\$ locale" and change language in "/etc /default/locale"
- Linux OS only: HLS generated IPs creates: [IP\_Flow 19-4318 IP] ACT warning
  - Reason: Missing Libs
  - Workaround: Install Libraries like GCC, clib6-dev....
- o Linux OS only: VITIS software generation failed.
  - Reason: start "gmake" failed, alias is not set on Ubuntu
  - Workaround: "sudo In -s /usr/bin/make /usr/bin/gmake" to generate alias or use SDK GUI to generate applications and boot files.
- Linux OS only: Function, which used external programs.

  - Reason: Currently only set correctly for Win OS.
     Workaround: Change TCL scripts program path manually.
- Linux OS (Ubuntu 18.04) only: Project generation fails, in case language is not English
   Workaround:Set LC\_NUMERIC=en\_US.UTF-8 for bash
- WSL Ubuntu 22.04 xterm
  - install missing fonts with:
    - sudo apt-get install -y x11-xserver-utils
    - sudo apt-get install -y xfonts-base

# **Directory structure**

File or Directory	Туре	Description
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	base directory	Base directory with predefined batch files (*.cmd) to generate or open VIVADO-Project
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	source	Script to generate Block Design in Vivado (*_bd.tcl). (optional) Some board part designs used subfolder <board_file_shortname> with Board Part specific Block Design (*_bd.tcl).</board_file_shortname>
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	source	Local board part files repository and a list of available board part files ( <board_series>_board_files. csv)</board_series>
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	source	(Optional) Additional TCL- Scripts to extend Board Part PS- Preset with carrier board specific settings.

<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	source	folder with different console command files. Use _create_win_setup.cmd or _create_linux_setup.sh to generate files on top folder.
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	source	Project constrains (*.xdc). Some board part designs used subfolder <board_file_shortname> with additional constrains (*.xdc)</board_file_shortname>
<pre><pre><pre><pre>project folder&gt;/doc/</pre></pre></pre></pre>	source	Documentation
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	source	HDL-File and XCI-Files. Advanced usage only!
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	source	ELF-File Location for MicroBlaze Firmware. Additional sub folder is used for MicroBlaze identification.
<pre><pre><pre><pre>project folder&gt;/ip_lib/</pre></pre></pre></pre>	source	Local Vivado IP repository
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	source	(Optional) Directory with additional sources
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	prebuilt	Contains a readme with location information of different assembly variants
<pre><pre><pre><pre><pre><pre><pre>/boot_images/</pre></pre></pre></pre></pre></pre></pre>	prebuilt	Directory with prebuilt boot images (*.bin) and configuration files (*.bif) for zynq and configured hardware files (*.bit and *.mcs) for micoblaze included in sub-folders: default or <board_file_shortname> /<app_name></app_name></board_file_shortname>
<pre><pre><pre><pre><pre><pre><pre>/hardware/</pre></pre></pre></pre></pre></pre></pre>	prebuilt	Directory with prebuilt hardware sources (*.bit, *xsa, *.mcs) and reports included in subfolders: default or <board_file_shortname></board_file_shortname>
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	prebuilt	(Optional) Directory with prebuilt software sources (*.elf) included in subfolders: default or <board_file_shortname> /<app_name></app_name></board_file_shortname>
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	prebuilt	(Optional) Directory with predefined OS images included in subfolders " <os_name> /<board_file_shortname>" or "<os_name>/<ddr size="">"</ddr></os_name></board_file_shortname></os_name>
<pre><pre><pre><pre><pre><pre>project folder&gt;/scripts/</pre></pre></pre></pre></pre></pre>	source	TCL scripts to build a project
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	source	(Optional) Additional design settings: zip_ignore_list.csv, vivado project settings, SDSOC settings
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	source	(Optional) Directory with additional software

<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	source	(Optional) Directory with additional os sources in in subfolders " <os_name>"</os_name>
<pre><pre><pre><pre><pre><pre>project folder&gt;/sw_lib/</pre></pre></pre></pre></pre></pre>	source	(Optional) Directory with local Vitis software IP repository and a list of available software (apps_list.csv)
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	generated	(Temporary) Directory with vivado log files (used only when Vivado is started with predefined command files (*. cmd) from base folder otherwise this logs will be written into the vivado working directory)
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	work, generated	(Temporary) Working directory where Vivado project is created. Vivado project file is <project folder&gt;.xpr</project 
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	work, generated	(Optional/Temporary) Working directory where Vivado LabTools is created. LabTools project file is <pre>croject folder&gt;.lpr</pre>
<pre><pre><pre><pre><pre><pre><pre>project folder&gt;/workspace/hsi</pre></pre></pre></pre></pre></pre></pre>	obsolete	(Optional/Temporary) Directory where hsi project is created
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	work, generated	(Optional) Directory where Vitis project is created
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	work, generated	(Optional) Directory for some tasks
<pre><pre><pre><pre><pre><pre>/_binaries_</pre><articlenumber></articlenumber></pre></pre></pre></pre></pre>	generated	export directory for binaries (run "_create_win_setup.cmd" and follow instructions)
<pre><pre><pre><pre><pre><pre><pre>project folder&gt;//SDSoC_PFM</pre></pre></pre></pre></pre></pre></pre>	obsolete	(Optional) Directory where SDSOC project is created
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	generated	(Optional) Directory for project backups

## **Command Files**

Command files will be generated with "\_create\_win\_setup.cmd" on Windows and "\_create\_linux\_setup. sh" on Linux OS. Linux shell files are currently not available for this release.

### **Windows Command Files**

File Name	Status	Description
	Design + Settings	

_create_win_setup.cmd	available	Use to create bash files. With 2018.3 and newer also "Module Selection Guide" is included and with 2023.2 prebuilt export for the selected variant
_use_virtual_drive.cmd	available	(Option) Create virtual drive for project execution. See Xilinx AR #52787
design_basic_settings.cmd	available	Settings for the other *.cmd files. Following Settings are available:  • General Settings:  • (optional) DO_NOT_C LOSE_SHELL: Shell do not closed after processing  • (optional) ZIP_PATH: Set Path to installed Zip-Program. Currently 7-Zip are supported. IUsed for predefined TCL-function to Backup project.  • (optional) ENABLE_S DSOC: Enable SDSOC Setting. Currently only for some reference project as beta version!

- Xilinx Setting:

  o XILDIR: Set Xilinx installation path (Default: c:\Xilinx).
  - VIVADO\_VERSION: Current Vivado /LabTool/SDK Version (Example: 2023.2). Don't change Vivado Version.
    - Xilinx Software will be searched in:
    - VIVADO (optional for project creation and programming): %
      XILDIR% \Vivado\% VIVADO\_VERSI ON%\
    - Vitis (optional for software projects and programming): %
      XILDIR%\Vitis\% VIVADO\_VERSI ON%\
    - LabTools (optional for programming only): %XILDIR% \Vivado\_Lab\% VIVADO\_VERSI ON%\
  - USE\_XILINX\_BOARD \_STORE: use Xilinx GIT for board files instead of local version

- Board Setting:
   PARTNUMBER: Set Board part number of the project which should be created
  - Available Numbers: (you can use ID, PRODID, BOARDNAME or SHORTNAME from TExxxx\_board\_fil
  - e.csv list)
     Used for project creation and programming
     To create empty
  - project without board part, used PARTNUMBER=-1 (use GUI to create your project. No block design tcl-file should be in /block\_design)
  - Example TE0726 Module:
  - USE

ID **JUSE** PRODID

PARTNUMBER= |PARTNUMBER= te0726-01

**Programming Settings** (program\*file.cmd):

• SWAPP: Select Software App, which should be configured. Use the folder name of the "ct folder> /prebuilt /boot\_image /<partname>/\*" subfolder. The \*bin,\*.mcs or \*. bit from this folder will be used. ■ If you will configure the raw \*.bit or \*.mcs \*.bin from the "ct folder> /prebuilt . /hardware /<partname>/" folder, use @set SWAPP=NA or @set SWAPP="". Example: SWAPP=hello\_w orld used the file from "ct folder> /prebuilt /boot\_image /<partname> .hello\_world" SWAPP =NA used the file from "roject folder>/prebuilt /boot\_image /<partname>/" • PROGRAM\_ROOT\_F OLDER\_FILE: If you want to program design file from the rootfolder "roject folder>", set to 1 Attention: it should be only one \*.bit, \*.msc or \*.bin file in the root folder. available (optional) Attention: Delete design\_clear\_design\_folders. ""project folder>/v\_log/",
"project folder>/vivado/", ""project folder>/vivado\_lab/",
"project folder>/sdsoc/", and ""open folder>/workspace/" directory with related documents! Type "Y" into the command line input to start deleting files

design_run_project_batchmode. cmd	available	(optional) Create Project with setting from "design_basic_settings.cmd" and source folders. Build all Vivado hardware and software files if the sources are available.  Delete " <project folder="">/vivado /", and "<project folder=""> /workspace/sdk/" directory with related documents before Project will created.</project></project>
	Hardware Design	
vivado_create_project_guimode. cmd	available	Create Project with setting from "design_basic_settings.cmd" and source folders. Vivado GUI will be opened during the process.
		Delete " <pre>roject folder&gt;/vivado /", and "<pre>project folder&gt; /workspace/" directory with related documents before Project will created.</pre></pre>
		If old vivado project exists, type "y" into the command line input to start project creation again.
vivado_create_project_batchmo de.cmd	available	(optional) Create Project with setting from "design_basic_settings.cmd" and source folders.
		Delete " <pre>roject folder&gt;/vivado /", and "<pre>roject folder&gt; /workspace/" directory with related documents before Project will created.</pre></pre>
		If old vivado project exists, type "y" into the command line input to start project creation again.
vivado_open_existing_project_g uimode.cmd	available	Opens an existing Project " <pre>"<pre>"<pre>ct folder&gt;/vivado /<design_name>.xpr" and restore Script-Variables.</design_name></pre></pre></pre>
	Software Design	
sdk_create_prebuilt_project_gui mode.cmd	available	(optional) Create Vitis project with hardware definition file from prebuild folder. It used the *.xsa from: " <pre>ropict folder&gt; /prebuilt/hardware /<board_file_shortname>/". Set "<board_file_shortname>" and "<app_name>" in "design_basic_settings.cmd".</app_name></board_file_shortname></board_file_shortname></pre>
	Programming	

program_flash.cmd	available	(optional) Programming Flash Memory via JTAG with specified *.bin (Zynq devices) or *.mcs (native FPGA). Used LabTools Programmer (Vivado or LabTools only. Default, it used the boot.bin from: " <pre>"<pre>"<pre>project folder&gt;/prebuilt</pre> //soot_images //soard_file_shortnames //app_name&gt;". Settings are done in "design_basic_settings. cmd".</pre></pre>
program_flash_binfile.cmd	obsolete	(optional) For Zynq Systems- only. Programming Flash- Memory via JTAG with- specified Boot.bin. Used SDK- Programmer (Same as SDK- "Program Flash") or LabTools- Programmer (Vivade or- LabTools only), depends on- installation settings. Default, it used the boot.bin from: "-sproject folders/probuilt /boot_images /-sboard_file_shortname> /-sapp_name> "- Settings are- done in "design_basie_settings. emd".
program_flash_mcsfile.cmd	obsolate	(optional) For Non-Zynq-Systems only. Programming-Flash Memory via JTAG with-specified " <pre>specified "<pre>specified "</pre>specified "<pre>specified "</pre>specified specified spe</pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>
program_fpga_bitfile.cmd	available	(optional) Programming FPGA via JTAG with specified " <design_name>.bit". Used LabTools Programmer (Vivado or LabTools only), depends on installation settings. Default, it used the "<design_name>.bit" from: "<project folder="">/prebuilt /hardware /<board_file_shortname>". Setti ngs are done in "design_basic_settings.cmd".</board_file_shortname></project></design_name></design_name>
labtools_open_project_guimode.	available	(optional) Create or open an existing Vivado Lab Tools Project. (Additional TCL functions from Programming and Utilities Group are usable). Settings are done in "design_basic_settings.cmd".

Intenal Development			
development_design_run_prebu ilt_all_batchmode.cmd	internal available	(only Trenz Internal) Create files for all variants	
development_utilities_backup.	internal available	(only Trenz Internal) Create ZIP file	
development_xsct_console.cmd	internal available	(only Trenz Internal) Start XSCT Console on Vitis workspace	

# **Linux Command Files**

File Name	Status	Description		
Design + Settings				
_create_linux_setup.sh	available	Use to create bash files. With 2018.3 and newer also "Module Selection Guide" is included and with 2022.2 prebuilt export for the selected variant		
design_basic_settings.sh	available	Settings for the other *.cmd files. Following Settings are avaliable:  • General Settings:  • (optional) DO_NOT_(LOSE_SHELL: Shell do not closed after processing  • (optional) ZIP_PATH. Set Path to installed Zip-Program. Currently 7-Zip are supported. IUsed for predefined TCL-function to Backup project.		

- Xilinx Setting:
  - XILDIR: Set Xilinx installation path (Default: /opt/Xilinx/).
  - VIVADO\_VERSION:
     Current Vivado
     /LabTool/SDK
     Version (Example:
     2023.2). Don't change
     Vivado Version.
    - Xilinx Software will be searched in:
    - VIVADO (optional for project creation and programming): % XILDIR%/Vivado /% VIVADO\_VERSI ON%/ and for SDSoC on % XILDIR%\SDX\% VIVADO\_VERSI ON%/Vivado\
    - Vitis (optional for software projects and programming): % XILDIR%/SDK\% VIVADO\_VERSI ON%/
    - LabTools
      (optional for
      programming
      only): %XILDIR%
      /Vivado\_Lab/%
      VIVADO\_VERSI
      ON%/
  - USE\_XILINX\_PETALI NUX: Betaversion, use TE TCL commands to built linux from template and export binaries to the prebuilt folder
  - ALTERNATIVE\_PET ALINUX\_XSETTINGS
     alternative path for petalinux in case it's not installed with unified installer from xilinx

- Board Setting:
  - PARTNUMBER: Set Board part number of the project which should be created
    - Available
      Numbers: (you
      can use ID,
      PRODID,
      BOARDNAME or
      SHORTNAME
      from
      TEXXXX\_board\_fil
      e.csv list)
    - Used for project creation and programming
    - To create empty project without board part, used PARTNUMBER=-1 (use GUI to create your project. No block design tcl-file should be in /block\_design)
    - Example TE0726 Module :
    - USE ID |USE PRODID PARTNUMBER= 1 |PARTNUMBER= te0726-01
  - USE\_XILINX\_BOARD \_STORE: use Xilinx GIT for board files instead of local version

		Programming Settings (program*file.cmd):  SWAPP: Select Software App, which should be configured.  Use the folder name of the " <pre>"<pre>"<pre>"<pre>"<pre>"<pre>"<pre>"<pre>"</pre> "<pre>"</pre> "</pre> "<pre>"</pre>  "<pre>"</pre>  "<pre>"</pre>  "<pre>"</pre> "</pre>  "<pre>"</pre>  "<pre>"</pre>  "<pre>"</pre>  "<pre>"</pre>  "<pre>"</pre>  "<pre>"</pre>  "<pre>"</pre>  "<pre>"</pre> "</pre>  "<pre>"</pre>  "<pre>"</pre>  "<pre>"</pre>  "<pre>"</pre>  "<pre>"</pre>  "</pre>  "<pre>"</pre>  "<pre>"</pre>  "</pre>  "<pre>"</pre>  "<pre>"</pre>  "</pre>  "<pre>"</pre>  "</pre> " <pre>"</pre> " <pre>"</pre> "  " <pre>"</pre> " <pre></pre>
design_clear_design_folders.sh	not available	(optional) Attention: Delete " <pre>"<pre>"<pre>"<pre>cproject folder&gt;/v_log/", "<pre>cproject folder&gt;/vivado/", "<pre>cproject folder&gt;/vivado_lab/", "<pre>cproject folder&gt;/sdsoc/", and "<pre>cproject folder&gt;/workspace/" directory with related documents! Type "Y" into the command line input to start deleting files</pre></pre></pre></pre></pre></pre></pre></pre>

design_run_project_bashmode. sh  available  (optional) Create Project with setting from  "design_basic_settings.cmd' and source folders. Build all Vivado hardware and software files if the sources are available.	re	
Delete " <project folder="">/viva /", and "<project folder=""> /workspace/sdk/" directory w related documents before Project will created.</project></project>	do	
Hardware Design		
vivado_create_project_guimode. sh		
Delete " <project folder="">/viva /", and "<project folder=""> /workspace/" directory with related documents before Project will created.</project></project>	do	
If old vivado project exists, ty "y" into the command line in to start project creation again	out	
vivado_create_project_bashmo de.sh not available (optional) Create Project with setting from "design_basic_settings.cmd" and source folders.		
Delete " <project folder="">/viva /", and "<project folder=""> /workspace/" directory with related documents before Project will created.</project></project>	do	
If old vivado project exists, ty "y" into the command line in to start project creation again	out	
vivado_open_existing_project_g uimode.sh  Opens an existing Project " <pre>"<pre>"<pre>"<pre>project folder&gt;/vivado</pre>/<design_name>.xpr" and restore Script-Variables.</design_name></pre></pre></pre>		
Software Design		
sdk_create_prebuilt_project_gui mode.sh  not available  (optional) Create SDK project with hardware definition file from prebuild folder. It used *.hdfxsa from: " <pre>roject folde/prebuilt/hardware</pre> / <board_file_shortname>/".3  "<app_name>" in "design_basic_settings.cmd"</app_name></board_file_shortname>	the er> Set	
Programming		

program_flash.sh	not available	(optional) Programming Flash Memory via JTAG with specified *.bin (Zynq devices) or *.mcs (native FPGA). Used LabTools Programmer (Vivado or LabTools only. Default, it used the boot.bin from: " <pre>"<pre>"<pre>project folder&gt;/prebuilt /boot_images /<board_file_shortname> /<app_name>". Settings are done in "design_basic_settings. sh".</app_name></board_file_shortname></pre></pre></pre>
labtools_open_project_guimode. sh	not available	(optional) Create or open an existing Vivado Lab Tools Project. (Additional TCL functions from Programming and Utilities Group are usable). Settings are done in "design_basic_settings.cmd".
	Intenal Development	
development_design_run_prebu ilt_all_batchmode.sh	internal available	(only Trenz Internal) Create files for all variants
development_utilities_backup.sh	internal available	(only Trenz Internal) Create ZIP file

# **TE-TCL-Extentions**

Name	Options	Description (Default Configuration)
TE::help		Display currently available functions. Important: Use only displayed functions and no functions from sub-namespaces
	Hardware Design	
TE::hw_blockdesign_create_bd	[-bd_name] [-msys_local_mem] [-msys_ecc] [-msys_cache] [-msys_debug_module] [-msys_axi_periph] [-msys_axi_intc] [-msys_clk] [-help]	Create new Block-Design with initial Setting for PS, for predefined bd_names: fsysFabric Only, msysMicroblaze, zsys7Series Zynq, zusysUltraScale+ Zynq  Type TE:: hw_blockdesign_create_bd - help for more information
TE::hw_blockdesign_export_tcl	[-no_mig_contents] [- no_validate] [-mod_tcl] [-svntxt <arg>] [-board_part_only] [- help]</arg>	Export Block Design to project folder " <pre>roject folder&gt; /block_design/" . Old *bd.tcl will be overwritten!</pre>

TE::hw_build_design	\[-disable_synth\] \[-disable_bitgen\] \[-disable_hdf\] \ [-disable_mcsgen\] \[-disable_reports\] \[-export_prebuilt\] \[-export_prebuilt_only\] \[-help\]	Run synthesis, Implement, and generate Bit-file, optional MCS-file and some report files
	Software Design	
TE::sw_run_hsi	[-run_only] [-prebuilt_hdf <arg>] [-no_hsi] [-no_bif] [-no_bin] [- no_bitmcs] [-clear] [-help]</arg>	Copies current Hardware files and reports from the vivado project to the prebuilt folder, if - prebuild_hdf <arg> isn't set.   Copy the Hardware Definition file to the working directory: "<pre>"<pre>"<pre>"<pre>project folder&gt;/workspace/hsi"</pre> Run HSI in "<pre>project folder&gt;</pre> /workspace/hsi" for all Programs listed in "<pre>project_folder&gt;/sw_lib</pre> /apps_list.csv" If HSI is finished, BIF-GEN and BIN-Gen are running for these Apps in the prebuilt folders "<pre>"<pre>project folder&gt;/prebuilt/" You can deactivate different steps with following args:</pre></pre></pre></pre></pre></arg>
<del>TE∷sw_run_sdk</del>	[-open_only] [-update_hdf_only] [-prebuilt_hdf <arg>] [-clear] [- help]</arg>	obsolete  Copies current Hardware files and reports from the vivado project to the prebuilt folder, if -prebuild_hdf <arg> isn't set. Copy the Hardware Definition file to the working directory: "<project folder="">/workspace /sdk" Start SDK GUI in this workspace</project></arg>

TE::sw_run_vitis	[-all] [-gui_only] [-no_gui] [- workspace_only] [- prebuilt_xsa_only] [- prebuilt_xsa <arq>] [-clear] [-</arq>	Copies current Hardware files and reports from the vivado project to the prebuilt folder, if -
	help]	prebuild_xsa <arg> or - prebuilt_xsa_only isn't selected.  Copy the XSA File to the working directory: "<project folder="">/workspace/sdk"  Generates Vitis workspace with platform project and start Vitis. Optional parameter</project></arg>
		-all : generate all apps defined in apps_list.csv and export results into the prebuild folder -gui_only : open only Vitis on the default workspace -no_gui : Vitis will not opened after project generation -workspace_only : copy XSA file only into the workspace -prebuilt_xsa* : use prebuilt XSA

TE::sw_run_plx	[-run] [-config] [-u-boot] [-kernel] [-rootfs] [-bootscr_opt <arg1> <arg2> <arg3> <arg4>] [- devicetree <arg>] [-app <arg>] [-disable_clear] [-clear] [-help]</arg></arg></arg4></arg3></arg2></arg1>	Attention: Beta usage only for Linux OS
	Programming	
TE::pr_init_hardware_manager	[-help]	Open Hardware manager, autoconnect target device and initialise flash memory with configuration from *_board_files. csv.
TE::pr_program_jtag_bitfile	[-used_board <arg>] [-swapp <arg>] [-available_apps] [-used_basefolder_bitfile] [-help]</arg></arg>	If "-used_basefolder_bitfile" is set, the Bitfile (*.bit) from the base folder (" <pre>roject folder&gt;")</pre> is used instead of the prebuilds. Attention: Take only one Bitfile in the basefolder!  (MicroBlaze only) If "-swapp" is set, the Bitfile with *.elf configuration is used from " <pre>roject_folder&gt;/prebuilt //boot_images /<box>/<app_name>"</app_name></box></pre>

TE::pr_program_flash	[-swapp <arg>] [-swapp_av] [-reboot] [-erase] [-setup] [-used_board] [-basefolder] [-def_fsbl] [-help]</arg>	Program flash with the given swapp from the prebuilt folder (" <pre></pre>
TE::pr_putty	[-available_com] [-com] [- speed] [-help]	Show available COM ports and open automatically the UART COM port, in case only one is selectable  Important:  Need putty installed in global path enviroments Linux currently not supported
TE::pr_program_flash_binfile	[ne_rebeet] [used_beard- <arg>] [swapp <arg>] [- available_appe] { force_hw_manager] [- used_basefolder_binfile] [ help]</arg></arg>	Attention: For Zynq Systems- only! Program the Bootbin from "-sproject folders-/probuilt /boot_images / <box> /<box> /<box> /-spp_name&gt; to the fpga- device. Appname is selected with: -swapp <app_name> After programming device- reboot from memory will be- done. Default SDK Programmer is- used, if not available LabTools- Programmer is used. If "used_basefolder_binfile" is- set the Binfile (*.bin) rom the- base folder (<a pre=""> sproject folder&gt;) is- used instead of the probuilts. Attention: Take only one Binfile- in the basefolder!</a></app_name></box></box></box>

TE::pr_program_flash_mcsfile	[-no_reboet] [-used_beard- <args-] <args-]="" [-="" [-help-]<="" [-swapp="" available_apps-]="" th="" used_basefolder_mcsfile]=""><th>Copies current Hardware files- and reports from the vivade- project to the prebuilt folder, if- used_board <arg> isn't set- (Vivade only). Initialise flash memory with- configuration from *_board_files. esy Programming MCSfile from "<pre>"eproject folder&gt;/prebuilt /hardware /<box> /- After programming device- reboet from memory will be- done. If " used_basefolder_binfile" is- set, the MCSfile (*.mes) from- the base folder (*eproject- folder&gt;) is used instead of the- prebuilde. Attention: Take only- one MCSfile in the basefolder!  (MicroBlaze only) If "-swapp" is- set, the MCSfile with *.olf- configuration is used from "<pre></pre></box></pre></arg></th></args-]>	Copies current Hardware files- and reports from the vivade- project to the prebuilt folder, if- used_board <arg> isn't set- (Vivade only). Initialise flash memory with- configuration from *_board_files. esy Programming MCSfile from "<pre>"eproject folder&gt;/prebuilt /hardware /<box> /- After programming device- reboet from memory will be- done. If " used_basefolder_binfile" is- set, the MCSfile (*.mes) from- the base folder (*eproject- folder&gt;) is used instead of the- prebuilde. Attention: Take only- one MCSfile in the basefolder!  (MicroBlaze only) If "-swapp" is- set, the MCSfile with *.olf- configuration is used from "<pre></pre></box></pre></arg>
	Utilities	
TE::util_zip_project	[-save_all] [-remove_prebuilt] [-manual_filename <arg>] [-help]</arg>	Make a Backup from your Project in " <pre>project folder&gt; /backup/"  Zip-Program Variable must be set in start_settings.cmd. Currently only 7-Zip is supported.</pre>
TE::util_editor	[-file <arg>] [-help]</arg>	open file with editor which is set on "TE_EDITOR" Enviroment variable
TE::util_terminal	[-help]	linux only. open new terminal
TE::util_package_length	[-help]	Export Package IO length information to *.csv on the doc folder
TE::util_svn	[-status] [-update] [-add <arg>] [-remove <arg>] [-commit <arg>] [-commit\] [-help]</arg></arg></arg>	start svn commands on the current project(project must be under SVN Version)  On Win OS: Need Tortouise SVN with command line tools installation  On Linux: Need subversion installed, for example sudo aptget install subversion -y
	Beta Test (Advanced usage only!	)

TE::ADV:: bota_util_edeoc_project	[-check_only] [-help]	Create SDSOC Workspace. Currently only on come Reference Designs available. Run [-check_only] option to- check SDSOC ready state.
TE::ADV:: beta_hw_remove_board_part	[-permanent] [-help]	Reconfigure Vivado project as project without board part. Generate XDC-File from board part IO definitions and change ip board part properties. No all IPs are supported.
TE::ADV::beta_hw_export_rtl_ip	\[-help\]	Save IPs used on rtl designs as *.xci in "-project folder>hdl/xci". If sub folder "-board_file_shortname>" is defined this will be saved there.
TE::ADV:: beta_hw_create_board_part	\[-series <arg>\] \[-all\] \[- preset\] \[-existing_ps\] \[-help\]</arg>	create PS or preset.xml PS settings from external tcl scripts
TE::ADV:: beta_hw_export_binary	\[-mode <arg>\] \[-app <arg>\] \[-folder <arg>\] \[-all\] \[-help\]</arg></arg></arg>	export prebuilt files to an given folder (based from project folder). Special folder is used, if empty

# Design Environment: Usage

## **Reference-Design: Getting Started**

- Install Xilinx Vivado Design Suite or Xilinx Vivado Webpack (free license for some FPGA only: see http://www.xilinx.com/products/design-tools/vivado/vivado-webpack.html) (optional) Install Xilinx Vivado LabTools (Lab Edition)
- Automatically configuration of the reference-designs (only with 2018.3 scripts and newer):
  - Run "\_create\_win\_setup.cmd" or "\_create\_linux\_setup.sh"
    - select "module selection guide" and follow instructions.
- "design\_basic\_settings.cmd" will be configured over this menu
   (optional for 18.3 or newer) Manual Configure the reference-design (Note: batch/bash files works only in the basefolder of the project, use \_create\_\*\_setup.cmd/sh or copy manually):
  - 1. Open "design\_basic\_settings.cmd" with a text-editor:
    - a. Set correct Xilinx Environment:

@set XILDIR=C:/Xilinx

@set VIVADO\_VERSION=2023.2

Program settings will be search in :

%XILDIR%/VIVADO/%VIVADO\_VERSION%/

%XILDIR%/Vivado\_Lab/%VIVADO\_VERSION%/

%XILDIR%/Vitis/%VIVADO\_VERSION%/

Example directory: c:/Xilinx/Vivado/2023.2/

Attention: Scripts are supported only with predefined Vivado Version!

b. Set the correct module part-number:

@set PARTNUMBER=x

You found the available Module Numbers in "ct folder>/board\_files

/<board\_series>\_board\_files.csv"

c. Set Application name (for programming with batch-files only):

@set SWAPP=NA

NA (No Software Project) used \*.bit or \*.mcs from "roject folder>/prebuilt/hardware /<board\_file\_shortname>"

<app\_name> (Software Project) used \*.bit or \*.mcs or \*.bin from "copiect folder>/prebuilt /boot\_images/<board\_file\_shortname>/<app\_name>"

```
2. Run "design_run_project_batchmode.cmd"
(optional to Step 2) Create all prebuilt files in single steps:
3. Run "vivado_create_project_guimode.cmd":
   A Vivado Project will be create and open in ./vivado
4. Type "TE::hw_build_design" on Vivado TCL-Console:
   Run synthesis, Implement and create Bitfile and optional MCSfile
5. Type "TE::sw_run_vitis -all -no_gui" on Vivado TCL-Console:
Create all Software Applications from "croject folder>/sw_lib/apps_list.csv"
6. (optional to Step 5) Type "TE::sw_run_vitis" on Vivado TCL-Console:
   Create a SDK Project in "roject folder>/workspace/sdk'
   Include Hardware-Definition-File, Bit-file and local Software-libraries from "roject folder>
/sw_lib/sw_apps"
Programming FPGA or Flash Memory with prebuilt Files:
7. Connect your Hardware-Modul with PC via JTAG.
With Batch-file:
8. (optional) Zynq-Devices Flash Programming (*.bin) or FPGA-Device Flash Programming (*.
mcs):
  Run "program_flash.cmd"
10. (optional) FPGA-Device Programming (*.bit):
    Run "program_fpga_bitfile.cmd"
With Vivado/Labtools TCL-Console:
11. Run "vivado_open_existing_project_guimode.cmd" or "labtools_open_project_guimod
e.cmd" to open Vivado or LabTools
12. (optional) Zynq-Devices Flash Programming (*.bin):
    Type "TE::pr_program_flash -swap <app_name>" on Vivado TCL-Console
    Used .bin(Zynq)/.mcs(native FPGA) "roject folder>/prebuilt/boot_images
/<board_file_shortname>/<app_name>'
13. (optional) FPGA-Device Programming (*.bit):
    Type "TE:: pr_program_jtag_bitfile -swap <app_name>" on Vivado TCL-Console
    Used *.bit from "<project folder>/prebuilt/boot_images/<board_file_shortname>
/<app_name>'
```

## **Basic Design Settings**

Create all prebuilt files in one step:

### Initialise TE-scripts on Vivado/LabTools

- · Variant 1 (recommended):
  - Start the project with the predefined command file (vivado\_open\_existing\_project\_gu imode.cmd) respectively LabTools with (labtools\_open\_project\_guimode.cmd)
- · Variant 2:
  - ° Create your own Initialisation Button on the Vivado GUI:
    - Tools Customize Commands Customize Commands...

    - Push Type Name ex.: Init Scripts
    - Press Enter
    - Select Run command and insert:
      - for Vivado: cd [get\_property DIRECTORY [current\_project]]; source notrace "../scripts/reinitialise\_all.tcl"
      - for LabTool: cd [pwd]; source -notrace "../scripts/reinitialise\_all.tcl"
    - Press Enter
    - A new Button is shown on the Vivado GUI: All Scripts are reinitialised, if you press this Button.
- Variant 3:
  - o Reinitialise Script on Vivado TCL-Console:
    - Type: source ../scripts/reinitialise\_all.tcl

### **Use predefined TE-Script functions**

- Variant 1 (recommended):
  - o Type function on Vivado TCL Console, ex.: TE::help
  - TE::help

- Show all predefined TE-Script functions.
- TE:<function\_name> -help

  - Show short description of this function.
     Attention: If -help argument is set, all other args will be ignored.
- Variant 2:

  - Create your own function Button on the Vivado GUI:
     Tools Customize Commands Customize Commands...
    - Push +
    - Type Name ex.: Run SDK
    - Press Enter
    - Select Run command and insert function:
      - Variante 1 (no Vivado request window for args):
        - insert function and used args, ex.: TE::sw\_program\_zynq -swapp hello\_world
      - Variant 2 (Vivado request window for args):
        - o insert function, ex.:TE::sw\_program\_zynq
        - Press Define Args...
        - o For every arg:
          - Push 🕕
          - Type Name, Comment, Default Value and set optional
          - Press Enter

          - Example for args:

            Push
            Index, Key Name, -swapp,
            Push

            - Appname, Arg, hello\_world,
    - Press Enter
    - A new Button is shown on the Vivado GUI.

### **Environment Variables**

### Local

Files	Note
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	General local variables for project generation
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	Design setting like Device Filter, UART Speed and Port
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	Development settings which can manipulate execution steps

#### Global

Name	Value	Note
TE_SERIAL_PS	<path></path>	Internal usage only
TE_COM	<path></path>	path to putty, in case it's not installed global
TE_TIMEOUT	<time></time>	timeout for jobs, unit in minutes, def 120
TE_RUNNING_JOBS	<count></count>	max jobs (depends on available CPUs) which can be started by Vivado, default 4

TE_WSL_USAGE	1/0	1 use Windows programs for some external processes
TE_GUI_DISABLED	1/0	default 0 GUI mode always enabled.     Set environment in case external scripts run processes     has effects on shell prints and other processes     Currently betaversion!
TE_EDITOR	<name></name>	Text Editor which should be started for some TE functions
TE_PLX_SSTATE_CACHE_DO WNLOAD	<path></path>	Local version of SSTATE, file avialable on the download area from Xilinx petalinux, example:  TE_PLX_SSTATE_CACHE_DO WNLOAD="~/design/sstate-cache/downloads_2023.2 /downloads"
PLX_SSTATE_CACHE_AARC H64	<path></path>	Local version of SSTATE for U+Zynq and Versal, file avialable on the download area from Xilinx petalinux, example:  TE_PLX_SSTATE_CACHE_DO WNLOAD="~/design/sstate-cache/downloads_2023.2/downloads"
PLX_SSTATE_CACHE_ARM	<path></path>	Local version of SSTATE for Zynq 7000, file avialable on the download area from Xilinx petalinux, example: PLX_SSTATE_CACHE_ARM=" ~/design/sstate-cache /sstate_arm_2023.2/arm"
PLX_SSTATE_CACHE_MB_FU LL	<path></path>	Local version of SSTATE for Microblaze, file avialable on the download area from Xilinx petalinux, example:  PLX_SSTATE_CACHE_ARM=" ~/design/sstate-cache /sstate_mb_full_2023.2/mb_full"
PLX_SSTATE_CACHE_MB_LI TE	<path></path>	currently not supported

# **Hardware Design**

# **Board Part Files**

#### More details see TE Board Part Files

#### Structure Board Parts

Board Parts are located on subfolder "board\_files", with the name of the special board. Revisions are split in the subfolder of the board part <boardpart\_name><version>

Every Version of a Board Parts consists of four files:

- board.xml
- part0\_pins.xml
- preset.xml
- picture.jpg or picture.png

#### Board Part or Design Extension

Board Part Extensions are TCL-Scripts, which can be sourced in Vivado Block Design. Thy are usable with TE-Scripts only. It contains additional settings of PS-settings or special carrier-board design changes.

Use Reference Designs or Vivado TCL-Console (TE-Script extensions, see Initialise TE-scripts on Vivado /LabTools): TE::hw\_blockdesign\_create\_bd -help to create PS with full settings. Or source the TCL file manually direct after "Run Block Automation"

#### Possible:

- Board Part PS settings are located on subfolder "board\_files/preset\_extension/" with file name
   \*\_preset.tcl.
- Design modifications are located on subfolder "board\_files/bd\_mod/" with file name \*\_bd.tcl.

#### **Board Part CSV Description**

Board Part csv file is used for TE-Scripts only.

Name	Description	Value
ID	ID to identify the board variant of the module series, used in TE-Scripts	Number, should be unique in csv list
PRODID	Product ID	Product Name
PARTNAME	FPGA Part Name, used in Vivado and TE-Scripts Part Name, which is ava	
BOARDNAME	Board Part Name, used in Vivado and TE-Scripts	set Board Part Name or "NA", which is available in Vivado, NA is not defined to run without board part and board part ex. tre nz.biz:te0782-02-45:part0:1.0
SHORTNAME	Subdirectory name, used for multi board projects to get correct sources and save prebuilt data	name to save prebuilt files or search for sources
ZYNQFLASHTYP	Flash type used for programming Zynq-Devices via SDK-Programming Tools (program_flash)	"qspi_single" or "NA", NA is not defined
FPGAFLASHTYP	Flash type used for programming Devices via Vivado/LabTools	" <flash from<br="" name="">Vivado&gt; <spi interface=""> <flash Size in MB&gt;" or "NA", NA is not defined, ex. s25fl256s-3.3v-qspi- x4-single SPIx4 32</flash </spi></flash>

		Flash Name is used for programming, SPI Interface and Size in MB is used for *.mcs build.
		For Zynq and ZynqMO only Flash name is necessary
PCB_REV	Supported PCB Revision	" <supported pcb<br="">Revision&gt; <supported pcb<br="">Revision&gt;", for ex. "REV02" or "REV03 REV02"</supported></supported>
DDR_SIZE	Size of Module DDR	use GB or MB, for ex. "2GB" or "512MB" or "NA" if not available
FLASH_SIZE	Size of Module Flash	use MB, for ex. "64MB" or "NA" if not available
EMMC_SIZE	Size of Module EMMC	use GB or MB, for ex. "4GB" or "NA" if not available
OTHERS	Other module relevant changes to distinguish assembly variants	
NOTES	Additional Notes	
DESIGN	Specify the allowed variants for different designs.	see also <design folder="">\settings\design_settings. tcl</design>
CONFIG_SW_EXTPLL	Optional parameter to support different PLL Versions which can be programmed  Replace all files with the same file name on sw_lib folder with the specified one	relativ path to the source file, for example "./misc/PLL/SI5345_D /te_Si5345-Registers.h"
	Will be copied once on project generation with  "_create_*_setup.*" from misc folder to fsbl source code	

# **Block Design Conventions**

- Only one Block-Design per project is supported
   Recommended BD-Names (currently importend for some TE-Scripts):

Name	Description
zsys	Identify project as Zynq Project with processor system (longer name with *zsys* are supported too)
zusys	Identify project as UltraScaleZynq Project with processor system (longer name with *zusys* are supported too)
msys	Identify project as Microblaze Project with processor system (longer name with *msys* are supported too)
fsys	Identify project as FPGA-fabric Project without processor system (longer name with *fsys* are supported too)

Create Basic Block Design with PS Board-Part Preset and Carrier-Board extended settings (only
if subfolder carrier\_extension with tcl files is available), use TE::hw\_blockdesign\_create\_bd -help

#### **XDC Conventions**

- All \*.xdc from <project folder>/constrains/ are load into the vivado project on project creation.
   Attention: If subfolder <project folder>/constrains/<box><br/>cboard\_file\_shortname> is defined, it will be used the subfolder constrains only for this module!
- Recommended XDC-Names (used for Vivado XDC-options):

Property	Name part	Description
Set Processing Order	Processing Order *_e_* set to early	
	*_!_*	set to late
		set to normal
Set Used In	*_s_*	used in synthesis only
	*_i_*	used in implement only
		used in both, synthesis and implement

### **Backup Block Design as TCL-File**

It will be saved as \*\_bd.tcl

Attention: If subfolder <project folder>/block\_design/<br/><br/>block\_design/PCB Revision> is defined, it will be saved there!

Only one \*.tcl file should be in the backup folder respectively the subfolder <board\_file\_shortname>

#### **Microblaze Firmware**

- Microblaze Firmware (\*.elf) can be add to the source folder <project folder>/firmware /<Microblaze IP Instance>.
- For MCS-Core use MCS IP Instance Name. This name must use \*mcs\* or \*syscontrol\* in the name.

# **Software Design**

### Vitis: Generate predefined software from libraries

- To generate predefined software from libraries, run "TE::sw\_run\_vitis -all -no\_gui" on Vivado TCL-Console
- Supported are local application libraries from project folder
   >sw\_apps or the most Xilinx SDK Applications found in %XILDIR%/SDK/%VIVADO\_VERSION%/data/embeddedsw/lib /sw\_app

### VITIS: Create user software project

- To start SDK project, run "TE::sw\_run\_vitis" on Vivado TCL-Console or run "TE::sw\_run\_vitis workspace\_only" on Vivado TCL-Console
   Include Hardware-Definition-File (XSA), Bit-file and local Software-libraries from "project folder>/sw\_lib/sw\_apps"
- To use Hardware-Definition-File, Bit-file from prebuilt folder without building the vivado hardware project, run "sdk\_create\_prebuilt\_project\_guimode.cmd" or type "TE::sw\_run\_vitis prebuilt\_xsa <board\_number>" on Vivado-TCL-Console
- To open an existing SDK-project without update HDF-Data, type "TE::sw\_run\_vitis -gui\_only" on Vivado-TCL-Console

## **Advanced Usage**

Attention not all features of the TE-Scripts are supported in the advanced usage!

### User defined board part csv file

To modify current board part csv list, make a copy of the original csv and rename with suffix "\_mod.csv", ex.TE0782\_board\_files.csv as TE0782\_board\_files\_mod.csv. Scripts used modified csv instead of the original file.

See Chapter Board Part Files for more information.

### **User defined Settings**

- Vivado settings:
  - Vivado Project settings (corresponding TCL-Commands) can be saved as a user defined file "roject folder>/settings/project\_settings.tcl". This file will be loaded autom atically on project creation.
- · Script settings:
  - Additional script settings (only some predefined variables) can be saved as a user defined file "roject folder>/settings/development\_settings.tcl". This file will be loaded automatically on script initialisation.
- Design settings
  - Additional script settings (only some predefined variables) can be saved as a user defined file "roject folder>/settings/design\_settings.tcl. This file will be loaded autom atically on script initialisation.
- ZIP ignore list:
- SDSOC settings:
  - SDSOC settings will are deposited on the following folder: "roject folder>/settings/sds
     oc"

### **User defined TCL Script**

TCL Files from "roject folder>/settings/usr" will be load automatically on script initialisation.

### **SDSOC-Template**

SDSOC description and files to generate SDSoC project are deposited on the following folder: "reject-folder>/settings/sdsoc"

### **HDL-Design**

HDL files can be saved in the subfolder "roject folder>/hdl/" as single files or roject folder>/hdl/folder/ and all subfolders or "roject folder>/hdl/<shortname>" and all subfolders of "roject folder>/hdl/<shortname>". They will be loaded automatically on project creation. Available formats are \*.vhd, \*.v and \*.sv. A own top-file must be specified with the name "roject folder>\_top.v" or "roject folder>\_top.vhd".

To set file attributes, the file name must include "\_simonly\_" for simulation only and "\_synonly\_" for synthesis only.

IP-cores (\*.xci). can be saved in the subfolder "roject folder>/hdl/xci or "roject folder>/hdl/xci or "roject folder>/hdl/xci

IP -TCL description (\*\_preset.tcl). can be saved in the subfolder "roject folder>/hdl/tcl or "roject folder>/hdl/tcl/ or "roject folder>/hdl/tcl/ or "roject folder>/hdl/tcl/

- \*\_preset.tcl must include
  - o TCL part for IP creation: create\_ip -name ...
  - TCL part for IP configuration: set\_property -dict...
  - TCL part for IP target generation: generate\_target {instantiation\_template} .....

### Checklist / Troubleshoot

- Are you using exactly the same Vivado version? If not then the scripts will not work, no need to trv.
- Are you using Vivado in Windows PC? Vivado works in Linux also, but the scripts are tested on Windows only.
- Is you PC OS Installation English? Vivado may work on national versions also, but there have been known problems.
- 4. Win OS only: Use short path name, OS allows only 256 characters in normal path.
- 5. Linux OS only: Use bash as shell and add access rights to bash files. Check with "Is Is /bin/sh". It should be display: /bin/sh -> bash. Access rights can be changed with "chmod"
- Are space character on the project path? Sometimes TCL-Scripts can't handle this correctly. Remove spaces from project path.
- Did you have the newest reference design build version? Maybe it's only a bug from a older version.
- Check <project folder>/v\_log/vivado.log? If no logfile exist, wrong xilinx paths are set in design\_b asic\_settings.cmd
- On project creation process old files will be deleted. Sometimes the access will be denied by os (synchronisation problem) and the scripts cancelled. Please try again.
- If nothing helps, send a mail to Trenz Electronic Support (support[at]trenz-electronic.de)
  with subject line "[TE-Reference Designs] ", the complete zip-name from your reference design
  and the last log file (reference /v\_log/vivado.log)

# References

- 1. Vivado Design Suite User Guide Getting Started (UG910)
- 2. Vivado Design Suite User Guide Using the Vivado IDE (UG893)
- 3. Vivado Design Suite User Guide I/O and Clock Planning (UG899)
- 4. Vivado Design Suite User Guide Programming and Debugging (UG908)
- 5. Zyng-7000 All Programmable SoC Software Developers Guide (UG821)
- 6. SDSoC Environment User Guide Getting Started (UG1028)
- 7. SDSoC Environment User Guide (UG1027)
- 8. SDSoC Environment User Guide Platforms and Libraries (UG1146)

# **Document Change History**

To get content of older revision got to "Change History" of this page and select older revision number.

ate	Revision	Vivado Version	Authors	Description
		2022.2		working in process
Err	Err		Err	
or	or		or	
ren	ren		ren	
der	der		der	
ing	ing		ing	
ma	ma		ma	
cro	cro		cro	
'pa	'pa		'pa	
ge-	ge-		ge-	
inf	inf		inf	
о'	о'		о'	
Am	Am		Am	
big	big		big	
uou	uou		uou	
s	s		s	
met	met		met	
hod	hod		hod	
ove	ove		ove	
rloa	rloa		rloa	
din	din		din	
g	g		g	
for	for		for	
met	met		met	
hod	hod		hod	
jdk.	jdk.		jdk.	
pro	pro		pro	
xy2	xy2		xy2	
79.	79.		79.	
\$Pr	\$Pr		\$Pr	
оху	оху		оху	
402	402		402	
2#h	2#h		2#h	
asC	asC		asC	
ont	ont		ont	

ent	ent		ent	
Lev	Lev		_ev	
elP	eIP		eIP	
erm	erm		erm	
issi	issi		ssi	
on.	on.		on.	
Ca	Ca		Ca	
nno	nno		nno	
t	t	1	:	
res	res		res	
olv	olv		olv	
e	е		e	
whi	whi		whi	
ch	ch		ch	
met	met		met	
hod	hod		nod	
to	to	1	ю	
inv	inv		nv	
oke	oke		oke	
for	for	1	or	
[nul	[nul		nul	
l,	l,		,	
clas	clas		clas	
s	s		3	
jav	jav	j	av	
a.	a.		а.	
lan	lan		an	
g.	g.		g.	
Stri	Stri		Stri	
ng,	ng,		ng,	
clas	clas		clas	
s	s		5	
со	со		00	
m.	m.		n.	
atla	atla		atla	
ssia	ssia		ssia	
n.	n.		ո.	
con	con		con	
flue	flue		lue	

nce	nce	nce	
pag	pag	pag	
es.	es.	es.	
Pag	Pag	Pag	
e]	e]	e]	
due	due	due	
to	to	to	
ove	ove	ove	
rlap	rlap	rlap	
pin	pin	pin	
g	g	g	
prot	prot	prot	
oty	oty	oty	
pes	pes	pes	
bet	bet	bet	
we	we	we	
en:	en:	en:	
[int	[int	[int	
erfa	erfa	erfa	
ce	се	ce	
со	со	со	
m.	m.	m.	
atla	atla	atla	
ssia	ssia	ssia	
n.	n.	n.	
con	con	con	
flue	flue	flue	
nce	nce	nce	
use	use	use	
r.	r.	r.	
Co	Со	Co	
nflu	nflu	nflu	
enc	enc	enc	
eUs	eUs	eUs	
er,	er,	er,	
clas	clas	clas	
s	s	s	

jav	jav	jav	
a.	a.	a.	
lan	lan	lan	
g.	g.	g.	
Stri	Stri	Stri	
ng,	ng,	ng,	
clas	clas	clas	
s	s	s	
со	со	со	
m.	m.	m.	
atla	atla	atla	
ssia	ssia	ssia	
n.	n.	n.	
con	con	con	
flue	flue	flue	
nce	nce	nce	
cor	cor	cor	
e.	e.	e.	
Со	Со	Со	
nte	nte	nte	
ntE	ntE	ntE	
ntit	ntit	ntit	
уО	yO	уО	
bje	bje	bje	
ct]	ct]	ct]	
[int	[int	[int	
erfa	erfa	erfa	
ce	ce	ce	
со	со	со	
m.	m.	m.	
atla	atla	atla	
ssia	ssia	ssia	
n.	n.	n.	
use	use	use	
r.	r.	r.	
Use	Use	Use	
r,	r,	r,	
clas	clas	clas	
1	I <mark>I I</mark> I	II II	

s	s		s	
jav	jav		jav	
a.	a.		a.	
lan	lan		lan	
g.	g.		g.	
Stri	Stri		Stri	
ng,	ng,		ng,	
clas	clas		clas	
s	s		s	
со	со		со	
m.	m.		m.	
atla	atla		atla	
ssia	ssia		ssia	
n.	n.		n.	
con	con		con	
flue	flue		flue	
nce	nce		nce	
cor	cor		cor	
e.	e.		e.	
Co	Co		Co	
nte	nte		nte	
ntE	ntE		ntE	
ntit	ntit		ntit	
уО	уО		уО	
bje	bje		bje	
ct]	ct]		ct]	
2000 00 45	470	00000		L
2023-08-15	v.176	2022.2	John Hartfiel	Last Vivado 2022.2 supported project delivery version
2023-02-06	v.171	2021.2	John Hartfiel	Last Vivado 2021.2 supported project delivery version
2021-05-06	v.162	2020.2	Manuela Strücker	Last Vivado 2020.2 supported project delivery version
2020-11-26	v.157	2019.2	John Hartfiel	Last Vivado 2019.2 supported project delivery version
2019-12-18	v.148	2018.2	John Hartfiel	Last Vivado 2018.3 supported project delivery version
		2018.2	John Hartfiel	Last Vivado 2018.2 supported project delivery version

2019-07-10   V.142   2017.4   John Hartfiel   Last Vivado 2017.4   Supported project delivery version   V.134   2017.2   John Hartfiel   Last Vivado 2017.2   Supported project delivery version   V.131   2017.1   John Hartfiel   Last Vivado 2017.2   V.131   Z017.1   John Hartfiel   Last Vivado 2017.3   Supported project delivery version   V.142   V.126   Z016.4   John Hartfiel   Last Vivado 2016.4   Supported project delivery version   V.114   Z016.2   John Hartfiel   Last Vivado 2016.4   Supported project delivery version   V.144   Z016.2   John Hartfiel   Last Vivado 2016.4   Supported project delivery version   V.144   Z016.2   John Hartfiel   Last Vivado 2016.4   Supported project delivery version   V.154   John Hartfiel   Last Vivado 2016.4   Supported project delivery version   V.154   John Hartfiel   Last Vivado 2016.4   Supported project delivery version   V.154   John Hartfiel   Last Vivado 2016.4   Supported project delivery version   V.155   John Hartfiel   Last Vivado 2016.4   John Hartfiel   Last Vivado 2016.4   John Hartfiel   Last Vivado 2016.4   Last Vivado 2016.4   John Hartfiel   Last Vivado 2016.4   Last V	
2017-11-03   v.134   2017.2   John Hartfiel   Last Vivado 2017.2   supported project delivery version	
2017-04-12 v.126 2016.4 John Hartfiel Last Vivado 2016.4 supported project delivery version 2017-01-16 v.114 2016.2 John Hartfiel Last Vivado 2016.3 supported project delivery version 2016-06-21 v.83 2015.4 John Hartfiel Last Vivado 2016.3 supported project delivery version 2013-03-11 v.1 Antti Lukats Initial release  Err or ren der ing ma croo 'pa ge-inf oo' Am	
2017-01-16  2017-01-16  V.114  2016.2  John Hartfiel  Last Vivado 2016.2  supported project delivery version  V.83  2015.4  John Hartfiel  Last Vivado 2015.4  Last Vivado 2016.2  Supported project delivery version  Last Vivado 2016.2  Last Vivado	
2016-06-21  v.83  2015.4  John Hartfiel  Last Vivado 2015.4 supported project delivery version  v.1   Antti Lukats  Initial release  Err  or  ren  der  ing  ma  cro  'pa  ge- inf  o'  Am	
2013-03-11  V.1  All  Err  or  ren  der  ing  ma  cro  'pa  ge- inf  o'  Am	
All  Err  or  ren  der  ing  ma  cro  'pa  ge- inf  o'  Am	
Err or ren der ing ma cro 'pa ge- inf o' Am	
or ren der ing ma cro 'pa ge- inf o' Am	
ren der ing ma cro 'pa ge- inf o'	
ren der ing ma cro 'pa ge- inf o'	
der ing ma cro 'pa ge- inf o'	
ing ma cro 'pa ge- inf o'	
ma cro 'pa ge- inf o'	
cro 'pa ge- inf o'	
'pa ge- inf o' Am	
ge- inf o' Am	
inf o' Am	
o' Am	
Am	
big	
uou	
s	
met	
hod	
ove	
rloa	
din	
g	
for	
met	
hod	

		jdk.	
		pro	
		xy2	
		79.	
		\$Pr	
		оху	
		402	
		2#h	
		asC	
		ont	
		ent	
		Lev	
		eIP	
		erm	
		issi	
		on.	
		Ca	
		nno	
		t	
		res	
		olv	
		е	
		whi	
		ch	
		met	
		hod	
		to	
		inv	
		oke	
		for [nul	
		l,	
		clas	
		S	
		jav	
		a.	
		lan	
		g.	
		g. Stri	
		0	

ng, clas s со m. atla ssia n. con flue nce pag es. Pag e] due to ove rlap pin g prot oty pes bet we en: [int erfa се со m. atla ssia n. con flue nce

use r. Со nflu enc eUs er, clas s jav a. lan g. Stri ng, clas s СО atla ssia n. con flue nce cor e. Со nte ntE ntit yO bje ct] [int erfa се

		со
		m.
		atla
		ssia
		n.
		use
		r.
		Use
		r,
		clas
		s
		jav
		a.
		lan
		g.
		Stri
		ng,
		clas
		s
		со
		m.
		atla
		ssia
		n.
		con
		flue
		nce
		cor
		e.
		Co
		nte
		ntE
		ntit
		yO
		bje
		ct]