TE0722 Test Board

Table of contents

Overview 1 Overview

1.1 Key Features

Zynq PS Designivatrone Designivatrone Example.

1.3 Release Notes and Know Issues

Refer to http://tretrack.neg/telectracking for the current online version of this manual and other available

documentation.

- 1.4.1 Software
- 1.4.2 Hardware

o 1.5 Content

Key Features 1.5.1 Design Sources 1.5.2 Additional Sources Vivado 2023.2 1.5.3 Prebuilt 1.5.4 Download

- Vivado 2023.

 1.5.4 Download

 LART

 LASION Flow

 1.5.4 Download

 1.5.4 Downlo

Revision: History 3.2.1 Standalone Application

	3.2.1 Standaione 3.2.2 Vivado HW				1
Date4 System Des		Project Built	Authors	Description	
	lock Design				
2024-03-25					TmFtZSI6IIdhbGRlbWFyIEhhbmVtYW5uI
	V0cHV0VHIwZS	16193136034411AABGEFEE	EHAZIOTIANI WVyTmFtZ	ZSI6¶dA 023 FAI⊌PPPIQEI	hbmVtYW5uliwibGFuZ3VhZ2UiOiJlbilsIr
	29uZmlnljoiliwiZ	GIMZIYƏNDLAR BESBSYX	(IOYW1IIjoiliwic0Zpb(3VJZCI6lilsImF0dElki	joiMjI3MTE1MTcxliwiZGlhZ3JhbU5hbWL
	URTA3MjJfQmxv	/Y24KGY###69/9p	bmZvbGF5liwiYXNw	ZWN0IjoiliwibGlua3M	OiJhdXRvIiwiY2VvTmFtZSI6IIRFMDcyMi
	XN0IEJvYXJkliw	ide 1200 flyZSI6InRvc(ClsImNhbkNvbW1lbn	QiOmZhbHNlLCJkaW	FncmFtVXJsljoiliwiY3N2RmlsZVVybCl6I
	JvcmRlcil6dHJ12	ZSWIDVVFAIJZNIKBGUI	Oilxliwib3duaW5nUG	FnZUlkljo1ODlyODk	4MiwiZWRpdGFibGUiOmZhbHNILCJjZW!
	I6NTgyMjg5ODIs	sInBh727/2724631281m>	dib3giOnRydWUsInNI	cnZlckNvbmZpZyI6ey	FncmFtVXJsljoiliwiY3N2RmlsZVVybCl6I MiwiZWRpdGFibGUiOmZhbHNlLCJjZWs JlbWFpbHByZXZpZXciOilxIn0sIm9kcml2
	joiliwicmV2aXNp	լի շին ի <u>թե</u> լm1hY3JvS\	//QiOil0YTY3NGEyY	S1iMjljLTQyZWItOWI	INS1jMWQxYjA4M2Q3ZWQiLCJwcmV2
					zZVN0YXR1cyl6lk9Lliwic2VydmljZSl6lils
2023-02-13					mxhc3RNb2RpZmllZCl6MTcxMTM3NDc1
	4NCwiZXhjZWVI	CUEST-PERROPER PROPERTY IN	n Y√lanerzerw ib0NsaW\	/udE1kf3971h8_update	
	■ 4.1.2 PS Interfac	st-vivado_2021.2-			
° 4.2 C	onetrainte	Dulid_20_20230214			
	4.2.1 Basic modu	He Egystraints			
	■ 4.2.2 Design spe	citic constraints			
 5 Software De 	esign - Vitis	build 20 20230214			
° 5.1 A	pplication	143311.zip			
	5.1.1 zynq_fsbl				
2020-04-16	2019.12.2 zynq_fsbl_a	apt E0722-	John Hartfiel		
	■ 5.1.3 zyng_fsbl_t	test_board_noprebui		 2019.2 update 	
 6 Additional S 	oftware	11-VIVAU0_2019.2-			
 7 Appx. A: Ch 	ange History and Leg	build_10_20200416			
○ 7.1 🖸	ocument Change His	1004910.2ip			
° 7.2 L	egal Notices	vivado 2019.2-			
	ata Privacy	build 10 20200416			
○ 7.4 🖸	ocument Warranty	064756.zip			
° 7.5 L	imitation of Liability	'			
2019-05-22 0 7.6	o2018 1 Notice	TE0722-test_board-	John Hartfiel		
○ 7.7 T	echnology Licenses	vivado_2018.3-		split FSBL into	
° 7.8 E	nvironmental Protect	build_05_20190522		2 templates,	
○ 7.9 R	nvironmental Protect REACH, RoHS and W	Εττο 722		one with and one	
8 Table of cor	ntents	test board noprebui		without Sensor	
J . 45.5 51 001	T	It-vivado 2018.3-		+LED access	
		build 05 20190522		example app	
		112220 750		oxampio app	

113228.zip

2019-05-14	2018.3	TE0722-test_board-vivado_2018.3-build_05_20190510 163659.zip TE0722-test_board_noprebuilt-vivado_2018.3-build_05_20190510 163900.zip	John Hartfiel	TE Script update rework of the FSBLs DDR LESS, Device ID, Sensor+L ED access VIO for RGB access
2018-08-14	2018.2	TE0722-test_board-vivado_2018.2-build_02_20180815 123557.zip TE0722-test_board_noprebuilt-vivado_2018.2-build_02_20180815 123610.zip	John Hartfiel	• initial release

Design Revision History

Release Notes and Know Issues

Issues	Description	Workaround	To be fixed version
QSPI Flash Programming failed with 19.2	Depending on Flash content Flash programming failed with provided fsbl_flash (Xilinx AR# 70548) 2019.2 version	Option1: In case Flash is empty, use fsbl_flash on programming GUI In case Flash is programmed use normal fsbl on programming GUI Option2: use in both case fsbl_flash on programming GUI and Vivado LabTools 2018.3 see also AR#00002 and TEO722-Recovery	

Known Issues

Requirements

Software

Software	Versio	n Note
Vitis	2023.2	needed, Vivado is included in Vitis installation

Software

Hardware

Basic description of TE Board Part Files is available on TE Board Part Files.

Complete List is available on <design name>/board_files/*_board_files.csv

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	ЕММС	Others	Notes
TE0722- 01	10	REV01	0GB	16MB	NA	NA	NA
TE0722- 02	10	REV02	0GB	16MB	NA	NA	NA
TE0722- 02I	10_i	REV02	0GB	16MB	NA	NA	NA
TE0722- 02IC7	10_i_c7	REV02	0GB	16MB	NA	"without SD"	NA
TE0722-02- 07S-1C	7s	REV02	0GB	16MB	NA	NA	NA
TE0722-04- 41C-4-A	10	REV04	0GB	16MB	NA	NA	NA
TE0722-04- 41I-4-A*	10_i	REV04	0GB	16MB	NA	NA	NA

^{*}used as reference

Additional HW Requirements:

Additional Hardware	Notes
TE0790(for AMD) or other JTAG programmer	for JTAG, UART
external 3.3V power supply	

Content

For general structure and of the reference design, see Project Delivery - AMD devices

Design Sources

Туре	Location	Notes
Vivado	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	Vivado Project will be generated by TE Scripts
Vitis	<pre><pre><pre><pre><pre><pre>project folder>\sw_lib</pre></pre></pre></pre></pre></pre>	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation

Additional Sources

Туре	Location	Notes

Prebuilt

File	File-Extension	Description
BIF-File	*.bif	File with description to generate Bin-File
BIN-File	*.bin	Flash Configuration File with Boot-Image (Zynq-FPGAs)
BIT-File	*.bit	FPGA (PL Part) Configuration File
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports		Report files in different formats
Hardware-Platform- Specification-Files	*.xsa	Exported Vivado Hardware Specification for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

Download

Reference Design is only usable with the specified Vivado/Vitis/PetaLinux version. Do never use different Versions of AMD Software for the same Project.

• TE0722 "Test Board" Reference Design

Design Flow



Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

- AMD Development Tools#XilinxSoftware-BasicUserGuides
 Vivado Projects TE Reference Design
- Project Delivery.

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.



TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/Vitis GUI. For currently Scripts limitations on Win and Linux OS see: Project Delivery Currently limitations of functionality



Caution! Win OS has a 260 character limit for path lengths which can affect the Vivado tools. To avoid this issue, use Virtual Drive or the shortest possible names and directory locations for the reference design (for example "x:\roject folder>")

1. Run _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:

```
_create_win_setup.cmd/_create_linux_setup.sh
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: <absolute project path>
______
-----TE Reference
Design-----
-- (0) Module selection guide, project creation...prebuilt export...
-- (1) Create minimum setup of CMD-Files and exit Batch
-- (2) Create maximum setup of CMD-Files and exit Batch
-- (3) (internal only) Dev
-- (4) (internal only) Prod
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (g) Install Board Files from Xilinx Board Store (beta)
-- (a) Start design with unsupported Vivado Version (beta)
-- (x) Exit Batch (nothing is done!)
Select (ex.:'0' for module selection guide):
```

- 2. Press 0 and enter to start "Module Selection Guide"
- (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example x:\<design name>)
- Create project and follow instructions of the product selection guide, settings file will be configured automatically during this process.
 - a. optional for manual changes: Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd"



Note: Select correct one, see also Vivado Board Part Flow

5. Create hardware description file (.xsa file) for PetaLinux project and export to prebuilt folder

run on Vivado TCL (Script generates design and export files into "roject
folder>\prebuilt\hardware\<short name>")

TE::hw_build_design -export_prebuilt



Using Vivado GUI is the same, except file export to prebuilt folder.

- 6. Generate Programming Files with Vitis
 - a. Run on Vivado TCL:

run on Vivado TCL (Script generates design and export files into "roject
folder>\prebuilt\hardware\<short name>")

```
TE::sw_run_vitis -all
```

Note: Scripts generate applications and bootable files, which are defined in "sw_lib\apps_list.csv"

b. (alternative) Start Vitis with Vivado GUI or start with TE Scripts on Vivado TCL: TE:: sw_run_vitis

Note: TCL scripts generate also platform project, this must be done manuelly in case ${\sf GUI}$ is used. See ${\sf Vitis}$

Projects contains 3 FSBL template: zynq_fsbl (FSBL modified for DDR Less application use for Boot.bin), zynq_fsbl_app (FSBL modified for DDR Less application and with demo app included create Boot with this FSBL and Bitstream only), zynq_fsbl_flash(FSBL modified for Flash programming FSBL which must be selected separately to program Flash)



TE0722 is without DDR, so special FSBL (sources on reference designs) is needed, see also: DDR less ZYNQ Design

Launch

Basic Information, see TE0722 Getting Started

Programming



Check Module and Carrier TRMs for proper HW configuration before you try any design.

Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch.

Xilinx documentation for programming and debugging: Vivado/Vitis/SDSoC-Xilinx Software Programming and Debugging

Get prebuilt boot binaries

- 1. Run _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell
- 2. Press 0 and enter to start "Module Selection Guide"
 - a. Select assembly version
 - b. Validate selection
 - c. Select create and open delivery binary folder



Note: Folder "roject folder>_binaries_<Article Name>" with subfolder
"boot_<app name>" for different applications will be generated

QSPI-Boot mode

Set Board to JTAG Bootmode. Short pins of J4.

Option for Boot.bin on QSPI Flash

- 1. Connect JTAG and power on carrier with module
- Open Vivado Project with "vivado_open_existing_project_guimode.cmd" or if not created, create with "vivado_create_project_guimode.cmd"
- 3. Type on Vivado TCL Console:

```
run on Vivado TCL (Script programs BOOT.bin on QSPI flash)
```

TE::pr_program_flash -swapp zynq_fsbl_app

SD-Boot mode

Xilinx Zynq devices in CLG225 package do not support SD Card boot directly from ROM bootloader. Use QSPI for primary boot and SD for secondary boot only. See also Xilinx AR#66846

JTAG

The JTAG Bootmode can be set on the newer pcb revisions, REV04+ (short both pins of J4)

Usage

- 1. Prepare HW like described on section Programming
- 2. Connect UART USB (most cases same as JTAG)
- 3. Power On PCB
 - 1. Zynq Boot ROM loads FSBL from SD/QSPI into OCM,
 - 2. FSBL init PS, programs PL using the bitstream
 - 3. FSBL starts application (included into the FSBL Code)

Standalone Application

Note: UART over J2 is used, this is only available, if PL part is configured with correct UART connection.

- 1. Open Serial Console (e.g. putty)
 - a. Speed: 115200
 - b. select COM Port



Win OS, see device manager, Linux OS see dmesg |grep tty (UART is * USB1)

2. Output:



 Default output appears only a few seconds. Reboot device: force ResN pin to GND for short time, location see: TE0722 Getting Started

SD card FAT32 Format should be inserted for SD access.

```
Device Name: 72010 (2)
Device Name: 72010 (2)
Device Revision: 1

TE0722 TE_fsblHookBeforeHandoff_Custom

RGB LED ON for 2 sec
RGB LED ONF

SD write binary testfile success

SD road binary testfile success

Fread LIGHT SENSOR ID:
Ionly possible on PGB revision < REV03 which are populated with this sensor

Unknown PARTID 0x93 Revision: 93 Sequencer Revision: Unknown ID 0x93

LED D4 off (Remaining Loops 0x2)

Read LIGHT SENSOR ID:
Ionly possible on PGB revision < REV03 which are populated with this sensor

Unknown PARTID 0x93 Revision: 93 Sequencer Revision: Unknown ID 0x93

LED D4 off (Remaining Loops 0x2)

Unknown PARTID 0x93 Revision: 93 Sequencer Revision: Unknown ID 0x93

LED D4 off (Remaining Loops 0x1)

Loop finished...
```

Vivado HW Manager

Open Vivado HW-Manager and add VIO signal to dashboard (*.ltx located on prebuilt folder)


- Control:
 - Enable/Disable RGB LED Counter (default on)
 - o Enable/Disable different colors (default all off) set to '1' to enable RGB LED



Vivado Hardware Manager

System Design - Vivado

Block Design





PS Interfaces

Туре	Note
DDR	Disabled!
QSPI	MIO
SD	MIO
UART0	EMIO
I2C1	MIO
GPIO	MIO
SWDT0	EMIO
TTC01	EMIO

PS Interfaces

Constraints

Basic module constraints

```
#
# Common BITGEN related settings for TE0722
#
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
```

```
set_property CFGBVS VCCO [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLUP [current_design]
```

Design specific constraints

```
_i_uart_j2xmod.xdc

set_property PACKAGE_PIN K15 [get_ports UART_0_txd]
set_property PACKAGE_PIN L13 [get_ports UART_0_rxd]
set_property IOSTANDARD LVCMOS33 [get_ports UART_0_*]
```

```
#RGB LED

#R
set_property PACKAGE_PIN J15 [get_ports {RGB_LED[0]}]

#G
set_property PACKAGE_PIN L14 [get_ports {RGB_LED[1]}]

#B
set_property PACKAGE_PIN K12 [get_ports {RGB_LED[2]}]
set_property PACKAGE_PIN K12 [get_ports {RGB_LED[2]}]

set_property IOSTANDARD LVCMOS33 [get_ports {RGB_LED[*]}]
```

Software Design - Vitis

For Vitis project creation, follow instructions from:

Vitis

Application

Source location: \sw_lib\sw_apps

zynq_fsbl

TE modified 2019.2 FSBL

General:

- Modified Files:main.c, fsbl_hooks.h/.c (search for 'TE Mod' on source code)
- Add Files: te_fsbl_hooks.h/.c(for hooks and board)\n\
- General Changes:
 - Display FSBL Banner and Device ID
 - O Disable Memory initialisation on main.c

zynq_fsbl_app

TE modified 2019.2 FSBL

General:

- Modified Files:main.c, fsbl_hooks.h/.c (search for 'TE Mod' on source code)
- Add Files: te_fsbl_hooks.h/.c(for hooks and board)\n\
- General Changes:
 - Display FSBL Banner and Device ID
 - O Disable Memory initialisation on main.c

Module Specific:

- Add Files: all TE Files start with te_*
 - Example app for LED access over MIO and sensor access(only pcb revisions 01 and 02) over I2C
 - RGB LED access via AXI GPIO
 - o SD Card access rwrite/read file

zynq_fsbl_flash

TE modified 2019.2 FSBL

General:

- · Modified Files: main.c
- General Changes:
 Display FSBL Banner
 - Set FSBL Boot Mode to JTAG
 - O Disable Memory initialisation on main.c

Additional Software

No additional software is needed.

Appx. A: Change History and Legal Notices

Document Change History

To get content of older revision go to "Change History" of this page and select older document revision number.

Date	Document Revision	Authors	Description
Error			• 2023.2 release
renderi	Error	Error	
ng	renderi	renderi	
macro	ng	ng	
'page-	macro	macro	
info'	'page-	'page-	
	info'	info'	

Ambiguo	Ambiguo	Ambiguo
us	us	us
method	method	method
overload	overload	overload
ing for	ing for	ing for
method	method	method
jdk.	jdk.	jdk.
proxy27	proxy27	proxy27
9.\$Proxy	9.\$Proxy	9.\$Proxy
4022#ha	4022#ha	4022#ha
sConten	sConten	sConten
tLevelPe	tLevelPe	tLevelPe
rmission	rmission	rmission
Cannot	Cannot	Cannot
resolve	resolve	resolve
which	which	which
method	method	method
to	to	to
invoke	invoke	invoke
for [null,	for [null,	for [null,
class	class	class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
	นแนงงเสท	สแลงอเลเา
confluen	confluen	confluen
ce.	ce.	ce.
pages.	pages.	pages.
Page]	Pages.	Page]
due to	due to	due to
overlapp	overlapp	overlapp
ing	ing	ing
prototyp	prototyp	prototyp
es	es	es
between	between	between
	50000011	Dotwooli

:	:	:
[interfac	[interfac	[interfac
e com.	e com.	e com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.user.	ce.user.	ce.user.
Conflue	Conflue	Conflue
nceUser	nceUser	nceUser
, class	, class	, class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.core.	ce.core.	ce.core.
Content	Content	Content
EntityOb	EntityOb	EntityOb
ject]	ject]	ject]
[interfac	[interfac	[interfac
e com.	e com.	e com.
atlassian	atlassian	atlassian
.user.	.user.	.user.
User,	User,	User,
class	class	class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.core.	ce.core.	ce.core.
Content	Content	Content
EntityOb	EntityOb	EntityOb
		1

ject]	ject]	ject]	
2023-02-14	v.9	Waldemar Hanemann	• 2021.2 release
2020-04-16	v.8	John Hartfiel	• 2019.2 release
2020-04-16	v.7	John Hartfiel	separate template for FSBL with App included
2019-05-14	v.6	John Hartfiel	• 2018.3 release
2018-08-15	v.5	John Hartfiel	• 2018.2 release
	all		
		Error	
		renderi	
		ng	
		macro	
		'page-	
		info'	
		Ambiguo	
		us	
		method	
		overload	
		ing for	
		method	
		jdk.	
		proxy27	
		9.\$Proxy	
		4022#ha	
		sConten tLevelPe	
		rmission	
		Cannot	
		resolve	
		which	
		wnich	

method

to

invoke

for [null,

class

java.

lang.

. .

String,

class

com.

atlassian

.

confluen

ce.

pages.

Page]

due to

overlapp

ing

prototyp

es

between

:

[interfac

e com.

atlassian

.

confluen

ce.user.

Conflue

nceUser

, class

java.

lang.


String,

class

com.

atlassian

.



Document change history.

Legal Notices

Data Privacy

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

Document Warranty

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment.

Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.

proxy279.\$Proxy4022#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user.

ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.

ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]