# **TEG2000 TRM**

### Download PDF version of this document. Table of contents

# Overview 1 Overview

The Trenz Election: The Ecology is a FPGA module integrating a CologneChip GateMate FPGA, a QSPI Flash, level shifter LFDS and Several clocking and power components necessary for all on-board voltages. Numerous antipute that a credit card size at a very competitive price. All Trenz Electronic SoMs in 4 x 5 cm form factor are mechanically compatible.

Refer to http://terip.org/tedp/uol-info for the current online version of this manual and other available documentation. 3.1 QSPI Flash

• 3.2 Oscillator

# • 4 Configuration and System Control Signals


- - 5.1 Power Rails
- SoC/FFGAModuleended Power up Sequencing
- 6 Board to Board to Board freehip Gate Mate A1 / A2 / A4 1)
- Bould & CologheChip GateMate A1 / A2 / A4 ''

   6.1 Connector Mating height
   6.2 Connector Mating height
   6.4 Connector Speed recommy, speed 1)
   6.4 Connector Speed recommy, speed 1)
   6.5 Connector Mechanical Ratings
   6.6 Matthe Connector Mechanical Ratings
   6.7 Operations
   6 Conscillator, Neuriprum Ratings (Second Second Seco

- S Uterface Offered Variants
   S Revisión AixtB2B Connector (LSHM)
   S Configuration via Flash on board, USB or JTAG
- 9. 25 Gb/s Sr Desiger Agents
   10 Disclamar B2B Connector (LSHM)


  - 10.1 Data P40/30 single ended IO / up to 57 differential pairs
     10.2 Document@Varranty
  - Power 10.3 Limitation of Liability
  - 9034306 powert supply via B2B Connector needed
  - Dimension Technology Licenses
  - ° °104€ ≝r50rmmental Protection
  - Notes 10.7 REACH, RoHS and WEEE
- 111 Please, gake care of the possible assembly options.
  - <sup>2)</sup> Up to 16 MByte are possible.

## **Block Diagram**



TEG2000 block diagram

**Main Components** 



**TEG2000 main components** 

- 1. CologneChip GateMate FPGA, U1

- Colognechip Gatek
   QSPI Flash, U5
   Power Switch, Q1
   DCDC, U7, U8
   Power Monitor, U9
   Power Monitor, U9
- 6. Oscillator, U10, U3
   7. LEDs, D1, D2, D3

- B2B connector, JM2, JM1
   Level shifter, U2
   Optional additional Flash, U4
   BUS-Transceiver, U6

## **Initial Delivery State**

Storage device name	Content	Notes			
Quad SPI Flash	Blinky Demo Design	U5			
Initial delivery state of programmable devises on the module					

Initial delivery state of programmable devices on the module

# Signals, Interfaces and Pins

### **Connectors**

Connector Type	Designator	Interface	IO CNT	Notes
B2B	JM1	SerDes	8	
B2B	JM1	GPIO	48	Bank NB/EB/EA, powered by VCCIOA
B2B	JM1	GPIO	6	up to 3.3V due to level shifter, connected to Bank SB

B2B	JM1	GPIO	6	up to 1.8V, also connected to Bank SB
B2B	JM1	configuration Signals	3	EN1, PGOOD , MODE
B2B	JM2	GPIO	50	Bank NA/WB /WC, powered by VCCIOD
B2B	JM2	GPIO	18	Bank SA, powered by VCCIOC
B2B	JM2	JTAG	4	03.3VIN
B2B	JM2	MR	1	low active Reset
B2B	JM1	CLK	DIFF CLK	

**Board Connectors** 

## **Test Points**

Test Point	Signal	Side	Notes <sup>1)</sup>
TP1	NA_6_N TP1	top	FPGA IO
TP2	NA_6_P	top	FPGA IO
ТРЗ	NB_B3	top	FPGA IO
TP4	NB_A3	top	FPGA IO
TP5	1V	bottom	1V power rail
TP6	DONE	bottom	FPGA CFG_DONE pin
TP7	PROG_B	bottom	FPGA RST_N pin
TP8	GND	bottom	
TP9	GND	bottom	
TP10	1V	top	1V power rail
TP11	1.8V	top	OUT, 1.8V power rail
TP12	VIN	top	VIN (3.3 - 5.0V)
TP13	3.3VIN	top	
TP14	3.3V	top	OUT, 3.3V power rail
TP15	VCCIOA	top	IN 1.1V 2.7V, powers IO Banks NB/EB/EA
TP16	VCCIOC	top	IN 1.1V 2.7V, powers IO Bank SA
TP17	VCCIOD	top	IN 1.1V 2.7V, powers IO Banks NA/WB/WC
TP18	DONE	top	FPGA CFG_DONE pin
TP19	PROG_B	top	FPGA RST_N pin
TP20	GND	top	
TP21	GND	top	
TP22	FAILED_n	bottom	FPGA CFG_FAILED pin

		TP23	FAILED_n	top	FPGA CFG_FAILED pin
--	--	------	----------	-----	---------------------

<sup>1)</sup> Direction:

• IN: Input from the point of view of this board.

• OUT: Output from the point of view of this board.

**Test Points Information** 

# **On-board Peripherals**

Chip/Interface	Designator	Connected To	Notes
QSPI Flash	U5	FPGA Bank CFG WA	SPIx4 Interface for FPGA configuration
Oscillator	U3	FPGA Bank SB, Pin IO_SB_A8	25 MHz
Oscillator	U10	JM1.16, JM1.18	differential 100 MHz Clock for Gigabit-Transceiver

On board peripherals

# Configuration and System Control Signals

Connector+Pin	Signal Name	Direction <sup>1)</sup>	Description
JM1.28	EN1	IN	activates DC-DCs
JM1.30	PGOOD	OUT	Output from power monitor
JM1.32	MODE	IN	configuration mode - 0 JTAG or 1 SPI active Mode
JM2.18	MR	IN	low active Reset connected to the Power Monitor that triggers PROG_B (FPGA RST_N)
JM2.93 / JM2.95 / JM2.97 / JM2.99	TMS / TDI / TDO / TCK	Signal-dependent	JTAG configuration and debugging interface. JTAG reference voltage: 3.3V

<sup>1)</sup> Direction:

IN: Input from the point of view of this board.
 OUT: Output from the point of view of this board.

Power and Power-On Sequence

### **Power Rails**

Power Rail Name/ Schematic Name	Connector + Pin	Direction <sup>1)</sup>	Notes
VIN	JM1.1 / JM1.3 / JM1.5 / JM2.2 / JM2.4 / JM2.6 / JM1.8	IN	3.3 V - 5.0V, Micromodule Power
3.3VIN	JM1.13 / JM1.15	IN	Micromodule Power
VCCIOA	JM1.9 / JM1.11	IN	
VCCIOC	JM2.5	IN	
VCCIOD	JM2.7 / JM2.9	IN	
3.3V	JM2.10 / JM2.12 / JM2.91	OUT	Power for Carrier, powers on module the level shifter, LEDs and control Pins
1.8V	JM1.39	OUT	Power for Carrier, On module it powers the Flash, FPGA VDD and Banks SB,WA
1V			Powers the FPGA core, PLLs and SerDes interfac

<sup>1)</sup> Direction:

IN: Input from the point of view of this board.
OUT: Output from the point of view of this board.

Module power rails.

# **Recommended Power up Sequencing**

Sequence	Net namieecor	nmended Voltage	Ra <b>i®guel</b> -up/down	Description	Notes
0	-	-	-	Configuration signal setup.	See Configuratio n and System Control Signals.
1	VIN	3.3 V - 5.0 V (± 5 %)	-	Main power supply	
1	EN1	-	PU <sup>1)</sup> , 3.3VIN	power enable	
1	PGOOD	-	PU <sup>1)</sup> , 3.3V	power good status.	
2	3.3VIN	3.3 V (± 5 %)	-	Main power supply	Main module power supply. 0.5 A minimum. Power consumption depends mainly on design and cooling solution.
3	VCCIOA, VCCIOC, VCCIOD	1.1 V - 2.7 V	-	Bank Voltages	1.8 V on TE0703 Carrier

<sup>1)</sup> (on module)

**Baseboard Design Hints** 

## **Board to Board Connectors**

These connectors are hermaphroditic. Odd pin numbers on the module are connected to even pin numbers on the baseboard and vice versa.

4 x 5 modules use two or three Samtec Razor Beam LSHM connectors on the bottom side.

- 2 x REF-189016-02 (compatible to LSHM-150-04.0-L-DV-A-S-K-TR), (100 pins, "50" per row)
   1 x REF-189017-02 (compatible to LSHM-130-04.0-L-DV-A-S-K-TR), (60 pins, "30" per row) (depending on module)

### Connector Mating height

0

When using the same type on baseboard, the mating height is 8mm. Other mating heights are possible by using connectors with a different height

Order number	Connector on baseboard	compatible to	Mating height
23836	REF-189016-01	LSHM-150-02.5-L-DV-A- S-K-TR	6.5 mm
	LSHM-150-03.0-L-DV-A- S-K-TR	LSHM-150-03.0-L-DV-A- S-K-TR	7.0 mm
23838	REF-189016-02	LSHM-150-04.0-L-DV-A- S-K-TR	8.0 mm
	LSHM-150-06.0-L-DV-A- S-K-TR	LSHM-150-06.0-L-DV-A- S-K-TR	10.0mm
26125	REF-189017-01	LSHM-130-02.5-L-DV-A- S-K-TR	6.5 mm
	LSHM-130-03.0-L-DV-A- S-K-TR	LSHM-130-03.0-L-DV-A- S-K-TR	7.0 mm
24903	REF-189017-02	LSHM-130-04.0-L-DV-A- S-K-TR	8.0 mm
	LSHM-130-06.0-L-DV-A- S-K-TR	LSHM-130-06.0-L-DV-A- S-K-TR	10.0mm

### Connectors.

The module can be manufactured using other connectors upon request.

### **Connector Speed Ratings**

The LSHM connector speed rating depends on the stacking height; please see the following table:

Stacking height	Speed rating
12 mm, Single-Ended	7.5 GHz / 15 Gbps
12 mm, Differential	6.5 GHz / 13 Gbps
5 mm, Single-Ended	11.5 GHz / 23 Gbps
5 mm, Differential	7.0 GHz / 14 Gbps

### Speed rating.

### **Current Rating**

Current rating of Samtec Razor Beam<sup>™</sup> LSHM B2B connectors is 2.0A per pin (2 adjacent pins powered).

**Connector Mechanical Ratings** 

- Shock: 100G, 6 ms Sine
- Vibration: 7.5G random, 2 hours per axis, 3 axes total

### Manufacturer Documentation

Modified
07 04, 2016 by Tho rsten Trenz

Download All

# **Technical Specifications**

# Absolute Maximum Ratings \*)

Power Rail Name/ Schematic Name	Description	Min	Мах	Unit
VIN	Micromodule Power	-0.3	6.5	V
3.3VIN	Micromodule Power	-0.3	6.5	V
VCCIOA	Bank NB/EB/EA voltage	-	2.75	V
VCCIOC	Bank SA voltage	-	2.75	V
VCCIOD	Bank NA/WB/WC voltage	-	2.75	V

Absolute maximum ratings

\*) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

## **Recommended Operating Conditions**

This TRM is generic for all variants. Temperature range can be differ depending on the assembly version. Voltage range is mostly the same during variants (exceptions are possible, depending on custom request)

Operating temperature range depends also on customer design and cooling solution. Please contact us for options.

- Variants of modules are described here: Article Number Information
- Modules with commercial temperature grade are equipped with components that cover at least the range of 0°C to 75°C
- Modules with extended temperature grade are equipped with components that cover at least the range of 0°C to 85°C
- Modules with industrial temperature grade are equipped with components that cover at least the range of -40°C to 85°C
- The actual operating temperature range will depend on the FPGA / SoC design / usage and cooling and other variables.

Parameter	Min	Мах	Units	Reference Document
VIN	3,135	5,25	V	
3.3VIN	3,135	3,465	V	
VCCIOA	1.1	2.75	V	
VCCIOC	1.1	2.75	V	
VCCIOD	1.1	2.75	V	


Recommended operating conditions.

## **Physical Dimensions**

- Module size: 40 mm × 50 mm. Please download the assembly diagram for exact numbers.
- Mating height with standard connectors: 8 mm.

PCB thickness: 1.4 mm.

All dimensions are shown in millimeters.



**Physical Dimension** 

# **Currently Offered Variants**

Trenz shop TEG2000 overview page			
English page	German page		
Trenz Electronic Shop Overview			

# **Revision History**

## Hardware Revision History



Board hardware revision number.

Date	Revision	Changes	Documentation Link
-	REV01	First Production Release	REV01
Hardware Revision History			

Hardware revision number can be found on the PCB board together with the module model number separated by the dash.

## **Document Change History**

te	Revision	Contra	ributor	Description
				<ul> <li>initial revision</li> </ul>
Error	Erro	or 👘	Error	
renderi	rend	leri	renderi	
ng	ng		ng	
macro	mac	ro	macro	
'page-	'pag	e-	'page-	
info'	info'	.	info'	
Ambigu	o Amb	viguo	Ambiguo	
us	us		us	
method	meth	nod	method	
overloa	d over	load	overload	
ing for	ing fo	or	ing for	
method	meth	nod	method	
jdk.	jdk.		jdk.	
proxy27	7 prox	y27	proxy27	
9.\$Prox	y 9.\$P	Proxy	9.\$Proxy	
4022#h	a 4022	2#ha	4022#ha	
sConter	n sCor	nten	sConten	
tLevelP	e tLeve	elPe	tLevelPe	
rmissio	n rmiss	sion	rmission	
Cannot	Canr	not	Cannot	
resolve	reso	lve	resolve	
which	whic	:h	which	
method	meth	nod	method	
to	to		to	
invoke	invol	ke	invoke	
for [null	, for [r	null,	for [null,	
class	class	s	class	
java.	java.	.	java.	
lang.	lang.	.	lang.	
String,	Strin	ıg,	String,	
class	class	s	class	
com.	com.	.	com.	
atlassia	n atlas	sian	atlassian	

confluen	confluen	confluen
ce.	ce.	ce.
pages.	pages.	pages.
Page]	Page]	Page]
due to	due to	due to
overlapp	overlapp	overlapp
ing	ing	ing
prototyp	prototyp	prototyp
es	es	es
between	between	between
:	:	:
[interfac	[interfac	[interfac
e com.	e com.	e com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.user.	ce.user.	ce.user.
Conflue	Conflue	Conflue
nceUser	nceUser	nceUser
, class	, class	, class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.core.	ce.core.	ce.core.
Content	Content	Content
EntityOb	EntityOb	EntityOb
ject]	ject]	ject]
[interfac	[interfac	[interfac
e com.	e com.	e com.
atlassian	atlassian	atlassian
.user.	.user.	.user.
User,	User,	User,
class	class	class
java.	java.	java.

lang.	lang.	lang.	
	String,		
String,		String,	
class	class com.	class	
com.		com.	
atlassian	atlassian	atlassian	
confluen	confluen	confluen	
ce.core.	ce.core.	ce.core.	
Content	Content	Content	
EntityOb	EntityOb	EntityOb	
ject]	ject]	ject]	
	all		•
		Error	
		renderi	
		ng	
		macro	
		'page-	
		info'	
		Ambiguo	
		us	
		method	
		overload	
		ing for	
		method	
		jdk.	
		proxy27	
		9.\$Proxy	
		4022#ha	
		sConten	
		tLevelPe	
		rmission	
		Cannot	
		resolve	
		which	
		method	

to invoke for [null, class java. lang. String, class com. atlassian confluen ce. pages. Page] due to overlapp ing prototyp es between [interfac e com. atlassian confluen ce.user. Conflue nceUser , class java. lang. String, class com. atlassian confluen



Document change history.

## Disclaimer

## **Data Privacy**

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

## **Document Warranty**

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

### **Limitation of Liability**

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

### **Copyright Notice**

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

## **Technology Licenses**

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

### **Environmental Protection**

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

## **REACH, RoHS and WEEE**

### REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

#### RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

### WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

#### Error rendering macro 'page-info'

Ambiguous method overloading for method jdk. proxy279.\$Proxy4022#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user. ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core. ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]