
F32C Vivado IPI Support

F32C BRAM SoC

This is mainly IP Core wrap around "bram glue" generic F32C SoC RTL, Changes to original RTL include change of the GPIO IP Core to export the tristate bus to top-level as 3 signals, no inout ports used any more.



Getting this Design ported to any new board usually takes less than 5 minutes. So far all newly ported design for new boards have worked first time tested with 0 time wasted in debug or troubleshooting.


Ready to use project and bitstreams are available from the LED Blinky Tutorial.

F32C Core


This is work to convert F32C into fully usable IP Catalog Processor IP Core.

LMB Bus

LMB Bus is the simplest bus available in Vivado IP Catalog, adding it to the "wrap" around F32C Core is fairly simple.




Data and Instruction buses are exported as LMB Bus, then IPI Standard IP cores are used to add BRAM. The size of the BRAM can be selected in the Address Editor:



Setting F32C BRAM size in Vivado IPI Address Editor.

Problem: it is not possible to assign an ELF files to the BRAM that we add in such way not directly in Vivado IPI. As workaround several options exist, we can create an BOOTROM IP Core that can be connected to the LMB Bus holding the bootcode or we can create a BOOSTRAP IP Core that writes the bootrom code into the main BRAM and then releases F32C reset. Of course it is possible to merge the ELF into bitstream with console commands or TCL scripting.




LMB Bootrom IP Core added with fixed code for the bootstrap.

ile	<u>E</u> dit Flow <u>T</u> ools <u>W</u> indow Layout <u>N</u>	liew	Hep		Q- Sea	arch commands	
3) in 🕫 🗎 🐘 🗙 🔈 🕨 🚵 🚳	8	🖌 🔀 📴 Serial I/O Analyzer 🔹 🗶 🗞 🔊 Dashboard 🗸 🔟 🖏			write_bitstre	am Compl
	Hardware Manager - localhost/xilinx_tcf/Dig	gilent/	251633000212A				
	Hardware \Box \bowtie \times	6	hw_ila_1 ×				00
	See State		Settings - <u>hw fa 1</u> X Waveform - <u>hw fa 1</u>				
	Name		Trigger Mode Settings 🗎 🕅 ILA Status: Ide				
	localhost (1) i	suo	Trigger mode: BASIC_ONLY V Name Value 32 33		34	35	36
	xc7a35t_0 (3) XADC (System Monitor)	d Optior			00019a88	00019a8	e
	- 🙆 hw_ila_1 (fsys_i/ila_ILMB)	Dashboard (00000			
	hw_vio_1 (fsys_i/vio_0)	Dash	Capture mode: ALWAYS = W Is fsys j/f32c addr strobe 1		_	_	
			Number of windows: 1 U fsys_/r62cimb_ready 1				
			Window data depth: 1024 -				
			Trigger position in window: 32				
	۰ III ا		General Settings				
	ILA Core Properties ? _ 🗆 🗠 ×		Refresh rate: 500 ms				
	← → 🎦 📐						
	<pre> Whw_ila_1 White the second seco</pre>						00
	Name: hw_ila_1	h	hw vio 1				_ 🗆 ×
	Cell: fsys_i/ila_ILMB		Name Value Activity Direction VIO				
	Device:	suo	□ logs j/CLK_100MHz_locked [B] 1 Input hw_vio_1 □ logs i/mb reset [B] 0 Input hw vio 1				
	Capture sample count: 0 of 1024	Options	fsys_/est_resetn 1 Output hw_vio_1				
	Core status: Idle	Dashboard	+ LeD I Output hw_vio_1				
		Dash					
	< >						
	General Properties						
	Serial I/O Links					_	
	٩,					_	
	*		No content				
		atus	Serial I/O Links Serial I/O Scans				

Debug session in Vivado Labtools, when CPU Reset is asserted Instruction address bus freezes, but after release there seems to be no reset, F32C Core tries to continue from last PC Address.

WIP to be figured out why.



Example F32C SoC using IOModule from Vivado IP Catalog, again the addresses for BRAM and the IOModule are assigned automatically and can be changed as needed in Address Editor.

AXI Bus