# **TE0712 CPLD**

#### Table of contents

1 Overview

OVEIVIEW
Feature Summary

1.2 Firmware Revision and supported PCB Revision

Firmware for per Establish designator U3: LCMX02-256HC 2.1 Port Description

2.2 Functional Description

# Feature Summar JAG

- 2.2.3 FPGA Configuration
- JTAG Multiplexe.2.4 I2C interface
- Module Power sequencingEQ
- FPGA Configeration6sequencing
- LED Status and 2 Jagr laccess
- FPGA 103Usereascles@PLD registers
- 3 AQCxinterfabange History

  - 3.1 Revision Changes3.2 Document Change History

# Firmware Revision and supported PCB Revision See Document Warranty See Document Warranty

- 4.4 Copyright Notice
- 4.5 Technology Licenses

# Product 45 Environ First Thomas

5 Table of contents

## **Port Description**

| Name /<br>opt.<br>VHDL<br>Name | Direction | Pin | Pullup<br>/Down | Bank<br>Power | Description  | Note:<br>PCB<br>REV03<br>Connection | Note:<br>PCB<br>REV2<br>REV1<br>Connection |
|--------------------------------|-----------|-----|-----------------|---------------|--|-------------------------------------|--|
| JTAGEN                         | in        | 26  |                 | 3.3V          | Switch JTAG<br>between<br>CPLD and<br>FPGA<br>(logical one<br>for CPLD,<br>logical zero<br>for FPGA) |                                     |  |
| TMS / TMS                      | IN        | 29  | DOWN            | 3.3V          | JTAG from<br>B2B<br>connector  |                                     |  |
| TCK / TCK                      | IN        | 30  | DOWN            | 3.3V          | JTAG from<br>B2B<br>connector  |                                     |  |
| TDI / TDI                      | IN        | 32  | DOWN            | 3.3V          | JTAG from<br>B2B<br>connector  |                                     |  |
| TDO / TDO                      | OUT       | 1   | DOWN            | 3.3V          | JTAG from<br>B2B<br>connector  |                                     |  |
| F_TMS /<br>F_TMS               | OUT       | 21  | DOWN            | 3.3V          | JTAG to<br>FPGA  |                                     |  |
| F_TCK /<br>F_TCK               | OUT       | 17  | DOWN            | 3.3V          | JTAG to<br>FPGA  |                                     |  |

| F_TDI / F_TDI                 | OUT   | 23 | DOWN | 3.3V | JTAG to<br>FPGA  |   |  |
|-------------------------------|-------|----|------|------|--|---|--|
| F_TDO /<br>F_TDO              | IN    | 20 | DOWN | 3.3V | JTAG to<br>FPGA  |   |  |
| ULI_SYSTEM<br>/<br>ULI_SYSTEM | IN    | 4  | UP   | 3.3V | FPGA access W22 PIN / This pin is connected to internal clock of CPLD in CPLD firmware revision 1. / In CPLD firmware revision 2 is used as SCL pin of I2C interface between CPLD and FPGA.                            |   |  |
| FPGA_IO                       | INOUT | 10 | UP   | 3.3V | FPGA access U22 PIN (PUDC) / This pin is connected to LED1 for CPLD firmware revision 1. / In CPLD firmware revision 2 and later is used as SDA pin of I2C interface between CPLD and FPGA after configuring the FPGA. |   |  |
| RESIN                         | IN    | 16 | UP   | 3.3V | RESETIN<br>from B2B<br>connector<br>(Negative<br>Reset)  |   |  |
| DONE                          | IN    | 28 | UP   | 3.3V | FPGA<br>Configuration<br>DONE_0 Pin  |   |  |
| PROG_B                        | OUT   | 27 | UP   | 3.3V | FPGA<br>Configuration<br>PROGRAM_<br>B_0 Pin   |   |  |
| PGOOD                         | OUT   | 12 | UP   | 3.3V | PGOOD to<br>B2B<br>connector   |   |  |
| PG_ALL /<br>PG_ALL            | IN    | 25 | UP   | 3.3V | from module<br>generated 3.3<br>V Voltage  | As PG_ALL<br>renamed /In<br>the hardware<br>is connected<br>to 3.3V./ In<br>CPLD<br>firmware is<br>pulled up. | As PG_SENSE in CPLD firmware code. / In the hardware is connected to 3.3V. (Without label) |
| EN1                           | IN    | 11 | UP   | 3.3V | Power<br>Enable from<br>B2B<br>Connector<br>(Positive<br>Enable)   |   |  |
| SYSLED2 /<br>SYSLED1          | OUT   | 8  | NONE | 3.3V | Module LED<br>D2 (Red)   |   |  |

| SYSLED1/<br>SYSLED2    | OUT   | 9  | NONE | 3.3V | Module LED<br>D1 (Green)  |  |
|------------------------|-------|----|------|------|---|--|
| MODE                   | INOUT | 13 | UP   | 3.3V | In firmware<br>revision 1 is u<br>nused. / For<br>firmware<br>revision 2 is<br>used as<br>GPIO for<br>user.               |  |
| NOSEQ                  | INOUT | 14 | UP   | 3.3V | In firmware<br>revision 1 is u<br>nused. / For<br>firmware<br>revision 2 is<br>used as<br>GPIO for<br>user.               |  |
| ULI_CPLD /<br>ULI_CPLD | INOUT | 5  | NONE | 3.3V | In firmware<br>revision 1 is u<br>nused. / For<br>firmware<br>revision 2 is<br>connected to<br>internal clock<br>of CPLD. |  |

# **Functional Description**

#### **JTAG**

JTAG signals routed directly through the CPLD to FPGA. Access between CPLD and FPGA can be multiplexed via JTAGEN (logical one for CPLD, logical zero for FPGA).

#### **Power**


PGOOD is zero, if EN1 or PG\_ALL is zero else high impedance state. PUDC is high during FPGA configuration.

#### **FPGA Configuration**

FPGA configuration process will be started, if RESIN, PG\_ALL and EN1 is ONE.

#### **I2C** interface

CPLD firmware consists of a i2c t GPIO block. This subsystem provides i2c protocol interface to 32-bit (4 x 8-bit) (GPIO\_input[31:0]) registers for reading from CPLD and (4 x 8-bit) (GPIO\_output[31:0]) registers for writing in CPLD as general purpose parallel input and output (I/Os). The written and read data is communicated from/to FPGA via i2c bus interface protocol. The address of this block in the firmware is 0x20.In this case related i2c bus is bus 1.



| Register           | Direction in CPLD          | Address |
|--------------------|----------------------------|---------|
| GPIO_input[7:0]    | Output (reading from CPLD) | 0x00    |
| GPIO_input[15:8]   | Output (reading from CPLD) | 0x01    |
| GPIO_input[23:16]  | Output (reading from CPLD) | 0x02    |
| GPIO_input[31:24]  | Output (reading from CPLD) | 0x03    |
| GPIO_output[7:0]   | Input (writing to CPLD)    | 0x00    |
| GPIO_output[15:8]  | Input (writing to CPLD)    | 0x01    |
| GPIO_output[23:16] | Input (writing to CPLD)    | 0x02    |
| GPIO_output[31:24] | Input (writing to CPLD)    | 0x03    |

#### **NOSEQ**

Noseq pin can be used by user as GPIO. In this case the following table is valid:

| NOSEQ pin as output | Condition             | Command in linux console      |
|---------------------|-----------------------|-------------------------------|
| '1'                 | GPIO_output(16) = '0' | i2cset -y 1 0x20 0x02<br>0x00 |

| '0'                        | GPIO_output(16) = '1'  | i2cset -y 1 0x20 0x02<br>0x01 |
|----------------------------|------------------------|-------------------------------|
| NOSEQ pin as input         | Description            | Command in linux console      |
| Reading state of NOSEQ pin | GPIO_input(16) = NOSEQ | i2cget -y 1 0x20 0x02         |

### **MODE**

Mode pin can read via I2C too:

| MODE pin                  | Description           | Command in linux console |
|---------------------------|-----------------------|--------------------------|
| Reading state of MODE pin | GPIO_input(17) = MODE | i2cget -y 1 0x20 0x02    |

### LED

| LED             | STATUS                  | Condition                     | Description   |
|-----------------|-------------------------|-------------------------------|---|
| SYSLED1 (Green) | Blink sequence *******  | RESIN = '0'                   |   |
| SYSLED1 (Green) | Blink sequence ****0000 | DONE = '0'                    |   |
| SYSLED1 (Green) | ON                      | GPIO_output(17) = '1'         | Related command in<br>linux console:<br>i2cset -y 1 0x20<br>0x02 0x02   |
| SYSLED1 (Green) | OFF                     | otherwise                     |   |
| LED             | STATUS                  | Condition (User defined)      | Description   |
| SYSLED2 (Red)   | OFF                     | MODE = '0' and NOSEQ<br>= '0' | MODE can be changed<br>for example for TE0703<br>carrier board via dip<br>switch S2-4.<br>NOSEQ can be changed<br>in linux console via l2cset<br>command. |
| SYSLED2 (Red)   | Blink sequence **oooooo | MODE = '0' and NOSEQ<br>= '1' | NOSEQ can be set high via the following command in linux console: i2cset -y 1 0x20 0x02 0x00  |
| SYSLED2 (Red)   | Blink sequence *****ooo | MODE = '1' and NOSEQ<br>= '0' | MODE can be set high via setting MODE pin in carrier board. For example if you use TE0703 as carrier board MODE pin is connected with dip switch S2-4.    |
| SYSLED2 (Red)   | ON                      | MODE = '1' and NOSEQ<br>= '1' |   |

# **Access to CPLD registers**

CPLD registers can be accessed via i2c interface. In the following table is shown how these registers can be read or written:

| Register           | Direction in CPLD          | Address | Related instruction in linux console to access the register |
|--------------------|----------------------------|---------|---|
| GPIO_input[7:0]    | Output (reading from CPLD) | 0x00    | i2cget -y 1 0x20<br>0x00                                    |
| GPIO_input[15:8]   | Output (reading from CPLD) | 0x01    | i2cget -y 1 0x20<br>0x01                                    |
| GPIO_input[23:16]  | Output (reading from CPLD) | 0x02    | i2cget -y 1 0x20<br>0x02                                    |
| GPIO_input[31:24]  | Output (reading from CPLD) | 0x03    | i2cget -y 1 0x20<br>0x03                                    |
| GPIO_output[7:0]   | Input (writing to CPLD)    | 0x00    | i2cset -y 1 0x20<br>0x00 <data></data>                      |
| GPIO_output[15:8]  | Input (writing to CPLD)    | 0x01    | i2cset -y 1 0x20<br>0x01 <data></data>                      |
| GPIO_output[23:16] | Input (writing to CPLD)    | 0x02    | i2cset -y 1 0x20<br>0x02 <data></data>                      |
| GPIO_output[31:24] | Input (writing to CPLD)    | 0x03    | i2cset -y 1 0x20<br>0x03 <data></data>                      |

The first register GPIO\_input[7:0] is used to show CPLD revision.

| Register        | Address | Related data           | Read/Write by user | Description   |
|-----------------|---------|------------------------|--------------------|---|
| GPIO_input[7:0] | 0x00    | CPLD REVISION (8 bits) | No                 |   |
| GPIO_input(16)  | 0x02    | NOSEQ pin              | Yes                | To read NOSEQ<br>pin: i2cget -<br>y 1 0x20 0x02<br>> Bit 0<br>shows NOSEQ<br>pin state. |
| GPIO_input(17)  | 0x02    | MODE pin               | Yes                | To read MODE<br>pin: i2cget -<br>y 1 0x20 0x02<br>> Bit 1<br>shows MODE pin<br>state.   |
| Register        | Address | related data           |                    | Description   |
| GPIO_output(16) | 0x02    | NOSEQ pin              | Yes                | For example to<br>set NOSEQ pin<br>high: i2cset -<br>y 1 0x20 0x02<br>0x00              |


| GPIO_output(17) | 0x02 | SYSLED1 (Green) | Yes | To turn<br>SYSLED1<br>(Green) on :<br>i2cset -y 1<br>0x20 0x02 0x02 |
|-----------------|------|-----------------|-----|---|
|-----------------|------|-----------------|-----|---|

The CPLD revision is displayed in linux console while booting as shown:



**Showing CPLD revision** 

If CPLD firmware is older than REV02, then CPLD revision will not be displayed and user should update the firmware. In this case the following message will be displayed:



**Updating CPLD firmware message** 

# Appx. A: Change History

## **Revision Changes**

REV02 to REV03 changes:

The state of FPGA\_IO pin (PUDC pin) is set to high to measure the voltage of the FPGA IO pins
correctly even if the FPGA is not programmed.


REV01 to REV02 changes:

- Renaming the port signals according to the schematic.
- Defining and reading CPLD Revision via i2c interface.
- JTAG signal timing adjustment
- Adding i2c to gpio ip (i2c\_slave.vhd)
- LEDs functions was changed:
  - SYSLED1 (green LED) shows the DONE and RESIN and GPIO\_output(17) bit state of GPIO\_output register.
  - SYSLED2 (Red LED) shows the state of NOSEQ and MODE pins.
- PG\_SENSE renamed to PG\_ALL.
- PGOOD pulled up.

## **Document Change History**

To get content of older revision got to "Change History" of this page and select older document revision number.

| Date                    | Document<br>Revision | CPLD<br>Firmware<br>Revision   | Supported PCB Revision  | Authors             | Description   |   |
|-------------------------|----------------------|--|-------------------------|---------------------|---|---|
| <b>Error</b> i<br>Ambig | r <b>e</b><br>Ambig  | rendering macro 'pag<br>ge-info'<br>guous method overload<br>ding for method jdk.pro | ling for method jdk.pro | x                   | Firmware REV03 release Firmware release (SC- FIRWware release (SC | i <b>nfo'</b><br>n. Cannot resolve which method to invoke fo<br>pflometethobtbjdtkypkexfg27(%)\$IP,nclags4g22#Ihas( |
| 2022-10-20              | v.25                 | REV02  | REV01, REV02,<br>REV03  | Mohsen<br>Chamanbaz | Firmware REV02 relea se Firmware release (SC-PGM-TE0712-010203_SC7 12-02_2022102 0.zip) I2C interface between CPLD chip and FPGA added Indicating CPLD revision while booting   |   |
| 2018-05-15              | v.24                 | REV01  | REV01, REV02            | John Hartfiel       | document<br>style update     add PUDC<br>status   |   |
| 2017-01-26              | v.17                 | REV01  | REV01, REV02            | John Hartfiel       | • Rev01,<br>Firmware<br>released 201<br>4-07-03   |   |
| 2016-11-04              | v.1                  |  |                         |                     | Initial release  r rendering macro 'page- siguous method overloading  | info'<br>g for method jdk.proxy279.\$Proxy4022#has0   |



# Appx. B: Legal Notices

#### **Data Privacy**

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

#### **Document Warranty**

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

# **Limitation of Liability**

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

# **Copyright Notice**

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

# **Technology Licenses**

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

#### **Environmental Protection**

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

#### REACH, RoHS and WEEE

#### **REACH**

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

#### **RoHS**

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

#### WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

#### Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.

proxy279.\$Proxy4022#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due

to overlapping prototypes between: [interface com.atlassian.confluence.user.\\

 $Confluence User, \ class \ java.lang. String, \ class \ com. at lassian. confluence. core.$ 

ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]