TEBA0841 TRM

Download PDF version of this document.

Table of Contents

Overview

The Trenz Electronic TEBA0841 is a low cost carrier board for testing, evaluation and development purposes of the TE0841 and TE0741 modules. Although this base-board is dedicated to the modules TE0841 and TE0741, it is also compatible with other Trenz Electronic 4 x 5 cm SoMs. The carrier board offers one SFP connector, one Micro USB2 B connector, two 2x25-pin headers and one XMOD header to get access to the I/O's and interfaces of FPGA modules. To test and evaluate the Multi-gigabit transceiver units of the FPGA module, 6 MGT lanes on the carrier board are routed in a loop-back circuit on the B2B connectors.

See page "4 x 5 cm carriers" to get information about the SoMs supported by the TEBA0841 carrier board.

Key Features

- SFP+ connector (Enhanced small form-factor pluggable), supports data transmission rates up to 10 Gbit/s
- Micro USB2 Type B Connector
- Trenz Electronic 4x5 module B2B connectors (3 x Samtec LSHM series connectors)
- 4 x 5 SoM programmable by XMOD header
- Soldering-pads for pin headers for access to SoM's I/O-bank pins, usable as LVDS-pairs
- Soldering-pads for pin headers for access to further interfaces and I/O's of the SoM
- 2 x user LEDs routed to I/O-pins of the SoM
- 4-bit DIP switch for setting module parameters
- 4x VCCIO selection jumper to set module's bank voltages

Additional assembly options are available for cost or performance optimization upon request.

Block Diagram

Figure 1: TEBA0841-02 block diagram

Main Component

Figure 2: TEBA8041-02 main components

1. Samtec Razor Beam™ LSHM-150 B2B connector, JB1
2. Samtec Razor Beam™ LSHM-150 B2B connector, JB3
3. Samtec Razor Beam™ LSHM-130 B2B connector, JB2
4. 6-pin header J26, for selecting PL I/O-bank voltage
5. 6-pin header J5, for selecting PL I/O-bank voltage
6. 6-pin header J6, for selecting PL I/O-bank voltage
7. 6-pin header J27, for selecting PL I/O-bank voltage
8. Micro USB2 Type B connector J10 (Device or OTG mode)
9. 2-pin VBAT header J7
10. XMOD FTDI JTAG/UART header, JX1
11. 4-bit DIP-switch S1
12. User LED D1 (green)
13. User LED D2 (red)
14. 10-pin header soldering-pads J4, 6 I/O's available
15. 16-pin header soldering-pads J3, JTAG/UART header ('XMOD FTDI JTAG Adapter'-compatible pin-assignment)
16. 50-pin header soldering-pads J17, for access to PL I/O-bank pins (42 I/O'S, 21 LVDS pairs)
17. 50-pin header soldering-pads J20, for access to PL I/O-bank pins (42 I/O'S, 21 LVDS pairs)
18. SFP+ Connector, J1

Initial Delivery State

Board is shipped in following configuration:

- VCCIO selection jumpers are all set to 1.8 V
- Pin headers (not soldered to the board, but included in the package as separate component)

Different delivery configurations are available upon request.

Signals, Interfaces and Pins

B2B Connectors

Following table gives a summary of the available I/O's, interfaces and differential pairs of the mounted SoM on the B2B connectors JB1, JB2 and JB3 of the carrier board:

B2B Connector	Interfaces	I/O Signal Count	LVDS-pairs count	Connected to	Notes

JB1	I/O	42	21	2x25-pin header J20	-
		6	-	10-pin header J4	-
	Control signals	5	-	SFP+ connector J1	'TX FAULT', 'MOD-DEF0' ... 'MOD-DEF2', 'LOS'
		4	-	DIP switch S1	'JTAGEN (BOOTMODE)', 'EN1', 'MODE', 'NOSEQ'
		1	-	Green LED D1	user LED
	UART	2	-	XMOD header JX1, 16-pin header J3	also usable as GPIO's
	MGT	-	4 (2 MGT lanes)	2x loop back circuit on B2B connector JB1	-
JB2	USB	-	1	Micro USB2 Type B connector J10	-
	MGT	-	2 (1 MGT lanes)	SFP+ connector J1	-
		-	8 (4 MGT lanes)	4x loop back circuit on B2B connector JB2	-
	Clock	-	1	MGT clock input from 16-pin header J3	-
JB3	I/O	42	21	2x25-pin header J17	-
	JTAG	4	-	XMOD header JX1, 16-pin header J3	-
	Control signals	1	-	XMOD header JX1, 16-pin header J3	'RESIN', nRESET signal to mounted SoM
		1	-	Red LED D2	user LED

Table 1: General overview of PL I/O signals and SoM's interfaces connected to the B2B connectors

On-board Pin Header

The TEBA0841 carrier board has footprints as soldering pads to mount 2.54mm grid size pin headers to get access the PL I/O-bank's pins and further interfaces of the mounted SoM. With these pin headers, SoM's PL-I/O's are available to the user, a large quantity of these I/O's are also usable as differential pairs.

Following table gives a summary of the pin-assignment, available interfaces and functional I/O's of the pin headers:

On-board Pin Header	Signals and Interfaces	Count of I/O's	Notes
J17	User I/O	42 single ended or 21 differential	-
J20	User I/O	42 single ended or 21 differential	-
JX1	JTAG	4	-
	Control signals	1	'RESIN'
	I/O's	2	user IO (configurable as UART)
J3	JTAG	4	-
	Control signals	1	'RESIN'
	I/O's	2	user IO (configurable as UART)
	MGT reference input clock	1 differential pair	AC decoupled on-board (100 nF capacitor)
J4	User I/O	6 single ended	3.3V and 1.8V voltage level available on header

Table 2: General overview of PL I/O signals, SoM's interfaces and control signals connected to the on-board connectors

SFP+ Connector

The TEBA0841 carrier board is equipped with one SFP+ connector J1 (board-rev. 01: Molex 74441-0001). The connector is fitted into a SFP cage J2 (board-rev. 01: Molex 74737-0009).

The differential RX/TX data lanes are connected to B2B connector JB2, the control-lines are connected to B2B connector JB1.

Following table describes the pin-assignment of the SFP+ connector:

SFP+ pin	Pin Schematic Name	B2B	FPGA Direction	Description	Note
Transmit Data + (pin 18)	MGT_TX3_P	JB2-26	Output	SFP+ transmit data differential pair	-
Transmit Data - (pin 19)	MGT_TX3_N	JB2-28	Output		-
Receive Data + (pin 13)	MGT_RX3_P	JB2-25	Input	SFP+ receive data differential pair	-
Receive Data - (pin 12)	MGT_RX3_N	JB2-27	Input		-
Receive Fault (pin 2)	MIO10	JB1-96	Input	Fault / Normal Operation	High active logic
Receive disable (pin 3)	SFP0_TX_DIS	not connected	Output	SFP Enabled / Disabled	Low active logic
MOD-DEF2 (pin 4)	MIO13	JB1-98	BiDir	2-wire Serial Interface data	3.3V pull-up on-board
MOD-DEF1 (pin 5)	MIO12	JB1-100	Output	2-wire Serial Interface clock	3.3V pull-up on-board
MOD-DEF0 (pin 6)	MIO11	JB1-94	Input	Module present / not present	Low active logic
RS0 (pin 7)	SFP0_RS0	not connected	Output	Full RX bandwidth	Low active logic
LOS (pin 8)	MIO0	JB1-88	Input	Loss of receiver signal	High active logic
RS1 (pin 9)	SFP0_RS1	not connected	Output	Reduced RX bandwidth	Low active logic

Table 3: SFP+ connector pin-assignment

Loop Back Circuits on B2B Connector JB1 and JB2

The TEBA0841 carrier board is mainly designed for the 4 x 5 SoMs TE0841 and TE0741. This SoMs have GTX-Transceiver units on the FPGA devices with up to 8 available MGT lanes. To test this MGT lanes, 6 RX/TX differential pairs are routed in loop back circuit on-board, hence the transmitted data on those MGT lanes flows back to its source in a loop back circuit without processing or modification.

The MGT lane pins are routed on-board as follows, if 4 x 5 SoM TE0841 is mounted on carrier board:

MGT Lane	B2B TX Differential Pair	B2B RX Differential Pair	B2B Pins connected
MGT-lane 0	JB2-8 (MGT_TX0_N)	JB2-7 (MGT_RX0_N)	JB2-7 to JB2-8
	JB2-10 (MGT_TX0_P)	JB2-9 (MGT_RX0_P)	JB2-9 to JB2-10
MGT-lane 1	JB2-14 (MGT_TX1_N)	JB2-13 (MGT_RX1_N)	JB2-13 to JB2-14
	JB2-16 (MGT_TX1_P)	JB2-15 (MGT_RX1_P)	JB2-15 to JB2-16
MGT-lane 2	JB2-20 (MGT_TX2_N)	JB2-19 (MGT_RX2_N)	JB2-19 to JB2-20
	JB2-22 (MGT_TX2_P)	JB2-21 (MGT_RX2_P)	JB2-21 to JB2-22
MGT-lane 7	JB2-2 (MGT_TX7_P)	JB2-1 (MGT_RX7_P)	JB2-1 to JB2-2
	JB2-4 (MGT_TX7_N)	JB2-3 (MGT_RX7_N)	JB2-3 to JB2-4
MGT-lane 4	JB1-3 (MGT_TX4_P)	JB1-9 (MGT_RX4_P)	JB1-9 to JB1-3
	JB1-5 (MGT_TX4_N)	JB1-11 (MGT_RX4_N)	JB1-11 to JB1-5
MGT-lane 5	JB1-15 (MGT_TX5_P)	JB1-21 (MGT_RX5_P)	JB1-21 to JB1-15
	JB1-17 (MGT_TX5_N)	JB1-23 (MGT_RX5_N)	JB1-23 to JB1-17

Table 4: Looped-backed MGT-lanes for mounted 4 x 5 SoM TE0841

⚠

JTAG Interface

JTAG access to the mounted SoM is provided through B2B connector JB3 and is routed to the XMOD header JX1 and also to pin header J3. With the TE0790 XMOD USB2 to JTAG adapter, the FPGA device of the mounted SoM can be programed via USB2 interface.

JTAG Signal	B2B Connector Pin	XMOD Header JX1	Pin Header J3	Note
TCK	JB3-100	JX1-4	J3-4	-
TDI	JB3-96	JX1-10	J3-10	-
TDO	JB3-98	JX1-8	J3-8	-
TMS	JB3-94	JX1-12	J3-12	-

Table 5: JTAG interface signals

XMOD FTDI JTAG-Adapter Header JX1

The JTAG interface of the mounted SoM can be accessed via XMOD header JX1, so in use with the XMOD-FT2232H adapter-board TE0790 the mounted SoM can be programmed via USB2 interface. The TE0790 board provides also an UART interface to the SoM's FPGA device which can be accessed by the USB2 interface of the adapter-board while the signals between these serial interfaces will be converted.

Following table describes the signals and interfaces of the XMOD header JX1**:**

Pin Schematic Name	XMOD Header JX1 Pin	B2B	Note
TCK	C (pin 4)	JB3-100	-
TDO	D (pin 8)	JB3-98	-
TDI	F (pin 10)	JB3-96	-
TMS	H (pin 12)	JB3-94	-
MIO15	A (pin 3)	JB1-86	UART-TX (transmit line)
MIO14	B (pin 7)	JB1-91	UART-RX (receive line)
RESIN	G (pin 11)	JB3-17	nRESET signal to the mounted SoM

Table 6: XMOD header JX1 signals and connections

When using XMOD FTDI JTAG Adapter TE0790, the adapter-board's VCC and VCCIO will be sourced by the on-boards 3.3V supply voltage. Set the XMOD DIP-switch with the setting:

XMOD DIP-switches	Position
Switch 1	ON
Switch 2	OFF
Switch 3	OFF
Switch 4	OFF

Table 7: XMOD adapter board DIP-switch positions for voltage configuration

⚠

JTAG/UART Header J3

As alternative to the XMOD header JX1, on the carrier board pin header J3 is present, which has a XMOD header-compatible pin-assignment, but also two additional pins (15,16) as differential pair to supply the mounted SoM with an external MGT reference clock signal:

Pin Schematic Name	Header J3 Pin	B2B	Note
TCK	4	JB3-100	-
TDO	8	JB3-98	-
TDI	10	JB3-96	-
TMS	12	JB3-94	-
MIO15	3	JB1-86	UART-TX (transmit line)
MIO14	7	JB1-91	UART-RX (receive line)
RESIN	11	JB3-17	nRESET signal to the mounted SoM
CLK0_N	15	JB2-32	AC decoupled on-board (100 nF capacitor)
CLK0_P	16	JB2-34	AC decoupled on-board (100 nF capacitor)

Table 8: JTAG/UART header J3 signals and connections

UART Interface

UART interface is available on B2B connector JB1 established by the mounted SoM's FPGA device. With the TE0790 XMOD USB2 adapter, the UART signals can be converted to USB2 interface signals:

UART Signal Schematic Name	B2B	XMOD Header JX1	Pin Header J3	Note
MIO14	JB1-91	JX1-7	J3-7	UART-RX (receive line)
MIO15	JB1-86	JX1-3	J3-3	UART-TX (transmit line)

Table 9: UART interface signals

USB2 Interface

TEBA0841 board has one physical Micro USB2 Type B socket J10, the differential data signals of the USB2 socket are routed to the B2B connector JB2, where they can be accessed by the corresponding USB2 PHY transceiver of the mounted SoM, if available.

With Micro USB2 Type B connector, the USB2 interface is usable in Device or OTG mode.

Following table gives an overview of the USB2 interface signals:

USB2.0 Signal Schematic Name	B2B	Connected to	Note
OTG_N	JB2-48	J10-2	USB2 data differential pair
OTG_P	JB2-50	J10-3	
OTG-ID	JB2-52	J10-4	Ground this pin for A-Device (host), leave floating this pin for B-Device (peripheral).

USB-VBUS	JB2-56	J10-1	USB supply voltage for Host mode. Not supplied by the Carrier Board.	

Table 10: USB2 interface signals and connections

On-board Peripherals

On-board LEDs

The on-board LEDs are available to the user and can be used to indicate system status and activities:

LED	Color	Signal Schematic Name	Connected to	Description and Notes
D1	Green	MIO9	JB1-92	available to user
D2	Red	RLED	JB3-90	available to user

Table 11: On-board LEDs

DIP-Switch

There are one 4-bit DIP-witches S1 present on the TEBA0841 board to configure options and set parameters. The following table describes the of the particular switches:

DIP-switch S1	usage	Default	Signal Schematic Name	Connected to	Note
S1-1	OFF module FPGA access ON module CPLD access	OFF (GND)	BOOTMODE	JB1-90	only used for module with CPLD
S1-2	OFF enabled ON disabled	OFF (VDD)	EN1	JB1-27	power enable, some modules can't disable power in this case it has normally the same effect like the reset pin
S1-3	OFF QSPI Boot ON SD Boot	OFF (VDD)	MODE	JB1-31	Boot mode selection, only for Zynq and ZynqMP devices, on FPGA modules not matter (always QSPI). JTAG is on all modes available
S1-4	OFF enabled ON disabled	OFF (VDD)	NOSEQ	JB1-8	power sequencing, only on some modules supported. Otherwise it's unused or can be reused by customer

Table 12: DIP-switch S1, see also 4x5 Module Controller IOs

VCCIO Selection Jumper

On the TEBA0841 carrier board different VCCIO configurations can be selected by the jumper header J26, J27, J5 and J6.

TE 4 x 5 Modules have a standard assignment of PL-bank I/O voltages on the B2B connectors, which will be fed with I/O voltage from base-board.

Base-board PL-bank I/O Voltages	Carrier Board B2B Pins	Standard Assignment of PL-bank I/O Voltages on TE 4x5 Modules
VCCIOA	JB1-10, JB1-12	VCCIOA (JM1-9, JM1-11)
VCCIOB	JB3-2, JB3-4	VCCIOB (JM1-1, JM1-3)
VCCIOC	JB3-6	VCCIOC (JM1-5)
VCCIOD	JB3-8, JB3-10	VCCIOD (JM2-7, JM2-9)

⚠️

Table 13: Base-board PL-bank I/O voltages VCCIOA ... VCCIOD

> ⚠ **Note**: The corresponding PL-bank I/O voltages of the 4 x 5 SoM to the selectable base-board voltages VCCIOA ... VCCIOD are depending on the mounted 4 x 5 SoM and varying in order of the used model.
>
> Refer to the SoM's schematic for information about the specific pin assignments on module's B2B-connectors regarding the PL-bank I/O voltages and to the 4 x 5 Module integration Guide for VCCIO voltage options.

Following table describes how to configure the base-board supply-voltages by jumpers:

Base-board PL-bank I/O Voltages vs Voltage Levels	VCCIOA	VCCIOB	VCCIOC	VCCIOD
1.8V	J26: **1-2**	J5: **1-2**	J6: **1-2**	J27: **1-2**
2.5V	J26: **3-4**	J5: **3-4**	J6: **3-4**	J27: **3-4**
3.3V	J26: **5-6**	J5: **5-6**	J6: **5-6**	J27: **5-6**

Table 14: Configuration of base-board supply-voltages via jumpers. Jumper-Notification: 'Jx: **1-2**' means pins 1 and 2 are connected, 'Jx: **3-4**' means pins 3 and 4 are connected, and so on

> ⚠ Take care of the VCCO voltage ranges of the particular PL IO-banks (HR, HP) of the mounted SoM, otherwise damages may occur to the FPGA. Therefore, refer to the TRM of the mounted SoM to get the specific information of the voltage ranges.
>
> It is recommended to set and measure the PL IO-bank supply-voltages before mounting of TE 4 x 5 module to avoid failures and damages to the functionality of the mounted SoM.

Power and Power-On Sequence

Power Consumption

The maximum power consumption of the carrier board depends mainly on the mounted SoM's FPGA design running on the Zynq device.

Xilinx provide a power estimator excel sheets to calculate power consumption. It's also possible to evaluate the power consumption of the developed design with Vivado. See also Trenz Electronic Wiki FAQ.

Power Input	Typical Current
3.3V	TBD*

Table 15: Typical power consumption

 * TBD - To Be Determined soon with reference design setup.

Power supply with minimum current capability of 3A for system startup is recommended.

> ⊘ To avoid any damage to the module, check for stabilized on-board voltages and VCCIO's before put voltages on PL I/O-banks and interfaces. All I/Os should be tri-stated during power-on sequence.

Power Supply

Power supply with minimum current capability of 3A at 3.3V for system startup is recommended.

The on-board voltages of the carrier board will be powered up with an external power-supply with nominal voltage of 3.3V.

The external power-supply can be connected to the board by the following pins:

Connector	3.3V pin	GND pin
J3	J3-5, J3-6	J3-1, J3-2
J4	J4-5	J4-1, J4-2
J20	J20-5, J20-46	J20-1 , J20-2 , J20-49 , J20-50
J17	J17-5, J17-46	J17-1 , J17-2 , J17-49 , J17-50

Table 16: Connector pins capable for external 3.3V power supply

Power Distribution Dependencies

The PL-bank I/O voltages 1.8V, 2.5V and 3.3V will be available after the mounted SoM's 3.3V voltage level has reached stable state on B2B-connector pins JM2-10 and JM2-12 (JB2-9, JB2-11), meaning that all on-module voltages have become stable and module is properly powered up.

Following diagram shows the distribution of the external input voltage of nominal 3.3V to the components:

Figure 4: TEBA0841-02 power distribution diagram

Power Rails

The voltage direction of the power rails is from board and on-board connectors' view:

Module Connector (B2B) Designator	VCC / VCCIO	Direction	Pins	Notes
JB1	3.3V	Out	2, 4, 6, 14, 16	3.3V module supply voltage
	VCCIOA	Out	10, 12	PL IO-bank VCCO
	M1.8VOUT	In	40	1.8V module output voltage
JB3	3.3V_OUT	In	9, 11	3.3V module output voltage
	3.3V	Out	1, 3, 5, 7	3.3V module supply voltage
	VCCIOB	Out	2, 4	PL IO-bank VCCO
	VCCIOC	Out	6	PL IO-bank VCCO

| | VCCIOD | Out | 8, 10 | PL IO-bank VCCO |
| JB2 | USB-VBUS | Out | 56 | USB Host supply voltage |

Table 17: Power pin description of B2B module connector

On-board Pin Header Designator	VCC / VCCIO	Direction	Pins	Notes
J17	3.3V	In / Out	5, 48	3.3V external supply voltage
	VCCIOD	In / Out	6, 45	PL IO-bank VCCIO, depends on Jumper settings
J20	3.3V	In / Out	5, 48	3.3V external supply voltage
	VCCIOA	In / Out	6, 45	PL IO-bank VCCIO, depends on Jumper settings
J4	3.3V	Out	5	-
	M1.8VOUT	Out	6	-

Table 18: Power Pin description of on-board connector

Jumper / Header Designator	VCC / VCCIO	Direction	Pins	Notes
J26	VCCIOA	In	2, 4, 6	-
	M1.8VOUT	Out	1	-
	2.5V	Out	3	-
	3.3V_OUT	Out	5	-
J27	VCCIOD	In	2, 4, 6	-
	M1.8VOUT	Out	1	-
	2.5V	Out	3	-
	3.3V_OUT	Out	5	-
J5	VCCIOB	In	2, 4, 6	-
	M1.8VOUT	Out	1	-
	2.5V	Out	3	-
	3.3V_OUT	Out	5	-
J6	VCCIOC	In	2, 4, 6	-
	M1.8VOUT	Out	1	-
	2.5V	Out	3	-
	3.3V_OUT	Out	5	-
J7	VBAT	In	1	-

Table 19: Power Pin description of VCCIO selection jumper pin header

Peripheral Socket Designator	VCC / VCCIO	Direction	Pins	Notes
J10	USB-VBUS	In	1	USB Host supply voltage

Table 20: Power pin description of peripheral connector

JTAG Header Designator	VCC / VCCIO	Direction	Pins	Notes
JX1 (XMOD)	3.3V	Out	5	connected to 3.3V external supply voltage
	VCCJTAG	Out	6	
J3	3.3V	Out	5	connected to 3.3V external supply voltage
	3.3V	Out	6	

Table 21: Power pin description of XMOD/JTAG connector

Board to Board Connectors

> ⊕ These connectors are hermaphroditic. Odd pin numbers on the module are connected to even pin numbers on the baseboard and vice versa.

4 x 5 modules use two or three Samtec Razor Beam LSHM connectors on the bottom side.

- 2 x REF-189016-02 (compatible to LSHM-150-04.0-L-DV-A-S-K-TR), (100 pins, "50" per row)
- 1 x REF-189017-02 (compatible to LSHM-130-04.0-L-DV-A-S-K-TR), (60 pins, "30" per row) (depending on module)

Connector Mating height

When using the same type on baseboard, the mating height is 8mm. Other mating heights are possible by using connectors with a different height

Order number	Connector on baseboard	compatible to	Mating height
23836	REF-189016-01	LSHM-150-02.5-L-DV-A-S-K-TR	6.5 mm
	LSHM-150-03.0-L-DV-A-S-K-TR	LSHM-150-03.0-L-DV-A-S-K-TR	7.0 mm
23838	REF-189016-02	LSHM-150-04.0-L-DV-A-S-K-TR	8.0 mm
	LSHM-150-06.0-L-DV-A-S-K-TR	LSHM-150-06.0-L-DV-A-S-K-TR	10.0mm
26125	REF-189017-01	LSHM-130-02.5-L-DV-A-S-K-TR	6.5 mm
	LSHM-130-03.0-L-DV-A-S-K-TR	LSHM-130-03.0-L-DV-A-S-K-TR	7.0 mm
24903	REF-189017-02	LSHM-130-04.0-L-DV-A-S-K-TR	8.0 mm
	LSHM-130-06.0-L-DV-A-S-K-TR	LSHM-130-06.0-L-DV-A-S-K-TR	10.0mm

Connectors.

The module can be manufactured using other connectors upon request.

Connector Speed Ratings

The LSHM connector speed rating depends on the stacking height; please see the following table:

Stacking height	Speed rating
12 mm, Single-Ended	7.5 GHz / 15 Gbps
12 mm, Differential	6.5 GHz / 13 Gbps
5 mm, Single-Ended	11.5 GHz / 23 Gbps

5 mm, Differential	7.0 GHz / 14 Gbps

Speed rating.

Current Rating

Current rating of Samtec Razor Beam™ LSHM B2B connectors is 2.0A per pin (2 adjacent pins powered).

Connector Mechanical Ratings

- Shock: 100G, 6 ms Sine
- Vibration: 7.5G random, 2 hours per axis, 3 axes total

Manufacturer Documentation

File	Modified
PDF File hsc-report_lshm-lshm-05mm_web.pdf High speed test report	07 04, 2016 by Thorsten Trenz
PDF File lshm_dv.pdf LSHM catalog page	07 04, 2016 by Thorsten Trenz
PDF File LSHM-1XX-XX.X-X-DV-A-X-X-TR-FOOTPRINT(1).pdf Recommended layout and stencil drawing	07 04, 2016 by Thorsten Trenz
PDF File LSHM-1XX-XX.X-XX-DV-A-X-X-TR-MKT.pdf Technical drawing	07 04, 2016 by Thorsten Trenz
PDF File REF-189016-01.pdf Technical Drawing	07 04, 2016 by Thorsten Trenz
PDF File REF-189016-02.pdf Technical Drawing	07 04, 2016 by Thorsten Trenz
PDF File REF-189017-01.pdf Technical Drawing	07 04, 2016 by Thorsten Trenz
PDF File REF-189017-02.pdf Technical Drawing	07 04, 2016 by Thorsten Trenz
PDF File TC0923--2523_report_Rev_2_qua.pdf Design qualification test report	07 04, 2016 by Thorsten Trenz
PDF File tc0929--2611_qua(1).pdf Shock and vibration report	07 04, 2016 by Thorsten Trenz

Download All

Technical Specifications

Absolute Maximum Ratings

Parameter	Min	Max	Units	Notes
Vin supply voltage	3.135	3.465	V	3.3V supply-voltage ± 5%, limitations of the supply voltage depend also on the technical specifications of the mounted SoM
Storage Temperature	-55	105	°C	Molex 74441-0001 Product Specification

Table 22: Board absolute maximum ratings

Recommended Operating Conditions

Parameter	Min	Max	Units	Notes
Vin supply voltage	3.135	3.465	V	3.3V supply-voltage ± 5%, limitations of the supply voltage depend also on the technical specifications of the mounted SoM
Operating temperature	-40	+85	°C	Molex 74441-0001 Product Specification

Table 23: Module recommended operating conditions

Operating Temperature Ranges

TEBA0841 carrier board operating temperature range is industrial grade: -40°C to +85°C.

Please check the operating temperature range of the mounted SoM, which determine the relevant operating temperature range of the overall system.

Physical Dimensions

Please note that two different units are used on the figures below, SI system millimeters (mm) and imperial system thousandths of an inch(mil). This is because of the 100mil pin headers used, see also explanation below. To convert mils to millimeters and vice versa use formula 100mil's = 2,54mm.

- Module size: 56mm × 75mm. Please download the assembly diagram for exact numbers.
- Mating height with standard connectors: 8mm.
- PCB thickness: 1.65mm.
- Highest part on the PCB is the SFP+ connector, which has an approximately 11.3mm overall hight. Please download the step model for exact numbers.

Figure 4: Module physical dimensions drawing

Revision History

Hardware Revision History

Date	Revision	Notes	PCN	Documentation Link
-	02	• solved Problem with SFP+ connector ('TX FAULT') • added VCCIOB and VCCIOC selection jumper • new LDO for 2.5V voltage level • added DIP-switch for SoM control signals • added 2-pin header for VBAT	-	TEBA0841-02
-	01	• First Production Release	-	TEBA0841-01

Table 24: Module hardware revision history

Hardware revision number can be found on the PCB board together with the module model number separated by the dash.

Figure 5: Module hardware revision number

Document Change History

Date	Revision	Contributors	Description

			• JX1 removed from the list of possible power supply inputs
Error rendering macro 'page-info' Ambiguous method overloading for method jdk. proxy279.$Proxy4022#hasCon tentLevelPermission. Cannot resolve which method to invoke for [null, class java. lang.String, class com. atlassian.confluence.pages. Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user. ConfluenceUser, class java. lang.String, class com. atlassian.confluence.core. ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core. ContentEntityObject]	**Error rendering macro 'page-info'** Ambiguous method overloading for method jdk. proxy279.$Proxy4022#hasCon tentLevelPermission. Cannot resolve which method to invoke for [null, class java. lang.String, class com. atlassian.confluence.pages. Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user. ConfluenceUser, class java. lang.String, class com. atlassian.confluence.core. ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com. atlassian.confluence.core. ContentEntityObject]	**Error rendering macro 'page-info'** Ambiguous method overloading for method jdk. proxy279.$Proxy4022#hasCon tentLevelPermission. Cannot resolve which method to invoke for [null, class java. lang.String, class com. atlassian.confluence.pages. Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user. ConfluenceUser, class java. lang.String, class com. atlassian.confluence.core. ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com. atlassian.confluence.core. ContentEntityObject]	
2019-09-17	v.82	John Hartfiel	• Update DIP switch section
2018-07-13	v.81	John Hartfiel	• Updated main compone nts pictures
2018-07-10	v.78	John Hartfiel	• Update PCB REV02
13 Jun 2018	v.75	Ali Naseri, Jan Kumann	• First TRM release

Table 24: Document change history.

Disclaimer

Data Privacy

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

Document Warranty

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.proxy279.$Proxy4022#hasContentLevelPermission. Cannot resolve which method to

invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.

atlassian.confluence.user.ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject] [interface

com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]

02 Sept 2017