

TE0720-LEFT

Pin	Net	Type	Bank	FPGA
1	SOUT_N	SGMII_TX		
3	SOUT_P	SGMII_TX		
5	GND			
7	B34_L7_P	DIFFIO	34	J18
9	B34_L7_N	DIFFIO	34	K18
11	GND			
13	B34_L2_P	DIFFIO	34	J16
15	B34_L2_N	DIFFIO	34	J17
17	GND			
19	B34_L4_P	DIFFIO	34	L17
21	B34_L4_N	DIFFIO	34	M17
23	GND			
25	B34_L5_P	DIFFIO	34	N17
27	B34_L5_N	DIFFIO	34	N18
29	GND			
31	B34_L12_P	DIFFIO_CC	34	L18
33	B34_L12_N	DIFFIO_CC	34	L19
35	GND			
37	B34_L8_P	DIFFIO	34	J21
39	B34_L8_N	DIFFIO	34	J22
41	B34_L9_P	DIFFIO	34	J20
43	B34_L9_N	DIFFIO	34	K21
45	GND			
47	OTG D+	DIFFIO		
49	OTG D-	DIFFIO		
51	OTG ID	I		
53	VBUS_V_EN	O		
55	USB_VBUS	I		
57	B34_L22_P	DIFFIO	34	R19
59	B34_L22_N	DIFFIO	34	T19
<hr/>				
2	SIN_N	SGMII_RX		
4	SIN_P	SGMII_RX		
6	GND			
8	B34_L1_P	DIFFIO	34	J15
10	B34_L1_N	DIFFIO	34	K15
12	GND			
14	B34_L18_P	DIFFIO	34	P20
16	B34_L18_N	DIFFIO	34	P21
18	GND			
20	B34_L20_P	DIFFIO_CC	34	P17
22	B34_L20_N	DIFFIO_CC	34	P18

24	GND			
26	B34_L10_P	DIFFIO	34	L21
28	B34_L10_N	DIFFIO	34	L22
30	GND			
32	B34_L13_P	DIFFIO_CC	34	M19
34	B34_L13_N	DIFFIO_CC	34	M20
36	GND			
38	B34_L21_P	DIFFIO	34	T16
40	B34_L21_N	DIFFIO	34	T17
42	B34_L15_P	DIFFIO	34	M21
44	B34_L15_N	DIFFIO	34	M22
46	GND			
48	B34_L17_P	DIFFIO	34	R20
50	B34_L17_N	DIFFIO	34	R21
52	B34_L23_P	DIFFIO	34	R18
54	B34_L23_N	DIFFIO	34	T18
56	B34_VREF	IO_VREF	34	M16/P15
58	B34_L14_P	DIFFIO_CC	34	N19
60	B34_L14_N	DIFFIO_CC	34	N20