

TE0745 Test Board

Overview

Table of contents

Zynq Design PS with Linux and simple frequency counter to measure MGT Reference CLK with Vivado HW-Manager.

- 1 [Overview](#)

Refer to <http://www.xilinx.com> for the current online version of this manual and other available documentation.

Key Features

- 1.2 [Revision History](#)
- 1.3 [Release Notes and Know Issues](#)
- 1.4 [Requirements](#)
 - 1.4.1 [Software](#)
 - 1.4.2 [Hardware](#)
- 1.5 [Content](#)
- 2 [Design Flow](#)
- 3 [Launch](#)
- 3.1 [Programming](#)
- 3.1.1 [Get prebuilt boot binaries](#)
- 3.1.2 [FSBL for SI5338 programming](#)
- 3.1.3 [SD-Boot mode](#)
- 3.1.4 [JTAG](#)
- 3.2 [Linux](#)
- 3.2.1 [Linux](#)
- 3.2.2 [Vivado HW Manager](#)
- 4 [System Design - Vivado](#)
- 4.1 [Block Design](#)
- 4.1.1 [PS Interfaces](#)
- 4.2 [Constraints](#)
- 4.2.1 [Basic module constraints](#)
- 4.2.2 [Design specific constraints](#)
- 5 [Software Design - Vitis](#)
- 5.1 [Application](#)
- 5.1.1 [fsbl](#)
- 5.1.2 [hello_te0745](#)
- 5.1.3 [u-boot](#)
- 6 [Software Design - PetaLinux](#)
- 6.1 [Config](#)
- 6.2 [U-Boot](#)
- 6.3 [Device Tree](#)
- 6.4 [Kernel](#)
- 6.5 [Rootfs](#)
- 6.6 [FSBL patch \(alternative for vitis fsbl patch\)](#)
- 6.7 [Applications](#)
- 6.7.1 [startup](#)
- 6.7.2 [webfwu](#)
- 7 [Additional Software](#)
- 7.1 [SI5338](#)
- 8 [Appx. A: Change History and Legal Notices](#)
- 8.1 [Document Change History](#)
- 8.2 [Legal Notices](#)
- 8.3 [Data Privacy](#)
- 8.4 [Document Warranty](#)
- 8.5 [Limitation of Liability](#)
- 8.6 [Copyright Notice](#)
- 8.7 [Technology Licenses](#)
- 8.8 [Environmental Protection](#)
- 8.9 [REACH, RoHS and WEEE](#)
- 9 [Table of contents](#)

Revision History

Date	Project Built	Authors	Description
2024-02-20	TE0745-test_board-vivado_2023.2-build_4_20240220094718.zip TE0745-test_board_noprebuild-vivado_2023.2-build_4_20240220094718.zip	Manuela Strücker	<ul style="list-style-type: none">update 2023.2new assembly variants
2023-04-25	TE0745-test_board-vivado_2021.2-build_20_20230425125003.zip TE0745-test_board_noprebuild-vivado_2021.2-build_20_20230425125003.zip	Manuela Strücker	<ul style="list-style-type: none">new assembly variants
2023-02-07	TE0745-test_board-vivado_2021.2-build_20_20230207205537.zip TE0745-test_board_noprebuild-vivado_2021.2-build_20_20230207205537.zip	Manuela Strücker	<ul style="list-style-type: none">update 2021.2new assembly variantsadded jtag2axi for test purposes

2020-03-30	2019.2	TE0745-test_board-vivado_2019.2-build_8_20200330083452.zip TE0745-test_board_noprebuilt-vivado_2019.2-build_8_20200330083503.zip	John Hartfiel	<ul style="list-style-type: none"> • 2019.2 update • FSBL rework, SI5338 Project with Clock Builder pro • device tree update • Vitis support • new assembly variants
2018-09-2019	2018.2	TE0745-test_board_noprebuilt-vivado_2018.2-build_04_20190918103545.zip TE0745-test_board-vivado_2018.2-build_04_20190918103531.zip	John Hartfiel	<ul style="list-style-type: none"> • BUGFIX in TE0745-02-45-3EA board parts
2018-11-26	2018.2	TE0745-test_board-vivado_2018.2-build_03_20181126115131.zip TE0745-test_board_noprebuilt-vivado_2018.2-build_03_20181126115320.zip	John Hartfiel	<ul style="list-style-type: none"> • Rework Board Part Files • New assembly versions • Rework BD Design • add init.sh scripts
2017-10-23	2017.2	TE0745-test_board_noprebuilt-vivado_2017.2-build_05_20171023171903.zip TE0745-test_board-vivado_2017.2-build_05_20171023171855.zip	John Hartfiel	<ul style="list-style-type: none"> • initial release

Design Revision History

Release Notes and Know Issues

Issues	Description	Workaround	To be fixed version
QSPI programming	QSPI programming is not possible in other boot modes than JTAG.	<ul style="list-style-type: none"> • use JTAG boot mode for QSPI programming • When using the carrier board TEB0745, use the optional firmware to get into JTAG boot mode. 	---

Known Issues

Requirements

Software

Software	Version	Note
Vitis	2023.2	needed, Vivado is included into Vitis installation

PetaLinux	2023.2	needed
SI ClockBuilder Pro	---	optional

Software

Hardware

Basic description of TE Board Part Files is available on [TE Board Part Files](#).

Complete List is available on "<project folder>\board_files*_board_files.csv"

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EMMC	Others	Notes
TE0745-02-30-1I	30_1i_1gb	REV02 REV01	1GB	32MB	NA	NA	less MGT
TE0745-02-30-2IA	30_2i_1gb	REV02 REV01	1GB	32MB	NA	NA	less MGT
TE0745-02-35-1C	35_1c_1gb	REV02 REV01	1GB	32MB	NA	NA	NA
TE0745-02-45-1C	45_1c_1gb	REV02 REV01	1GB	32MB	NA	NA	NA
TE0745-02-45-1CA	45_1c_1gb	REV02 REV01	1GB	64MB	NA	NA	NA
TE0745-02-45-2I	45_2i_1gb	REV02 REV01	1GB	32MB	NA	NA	NA
TE0745-02-45-2IA	45_2i_1gb	REV02 REV01	1GB	64MB	NA	NA	NA
TE0745-02-45-3EA	45_3e_1gb	REV02 REV01	1GB	64MB	NA	NA	NA
TE0745-02-71I11-A	30_1i_1gb	REV02	1GB	64MB	NA	NA	less MGT
TE0745-02-71I11-AK	30_1i_1gb	REV02	1GB	64MB	NA	NA	less MGT
TE0745-02-71I31-A	30_1i_1gb	REV02	1GB	64MB	NA	NA	less MGT
TE0745-02-71I31-AK	30_1i_1gb	REV02	1GB	64MB	NA	NA	less MGT
TE0745-02-71I31-AZ	30_1i_1gb	REV02	1GB	64MB	NA	NA	less MGT
TE0745-02-72I11-A	30_2i_1gb	REV02	1GB	64MB	NA	NA	less MGT
TE0745-02-72I31-A	30_2i_1gb	REV02	1GB	64MB	NA	NA	less MGT
TE0745-02-72I31-AZ	30_2i_1gb	REV02	1GB	64MB	NA	NA	less MGT
TE0745-02-81C11-A	35_1c_1gb	REV02	1GB	64MB	NA	NA	NA
TE0745-02-81C31-A	35_1c_1gb	REV02	1GB	64MB	NA	NA	NA
TE0745-02-81C31-AZ	35_1c_1gb	REV02	1GB	64MB	NA	NA	NA
TE0745-02-82I31-A	35_2i_1gb	REV02	1GB	64MB	NA	NA	NA
TE0745-02-91C11-A	45_1c_1gb	REV02	1GB	64MB	NA	NA	NA

TE0745-02-91C31-A	45_1c_1gb	REV02	1GB	64MB	NA	NA	NA
TE0745-02-91C31-AZ	45_1c_1gb	REV02	1GB	64MB	NA	NA	NA
TE0745-02-92I11-A	45_2i_1gb	REV02	1GB	64MB	NA	NA	NA
TE0745-02-92I11-F	45_2i_ff_1gb	REV02	1GB	64MB	NA	NA	NA
TE0745-02-92I31-A	45_2i_1gb	REV02	1GB	64MB	NA	NA	NA
TE0745-02-92I31-AK	45_2i_1gb	REV02	1GB	64MB	NA	NA	NA
TE0745-02-92I31-AZ	45_2i_1gb	REV02	1GB	64MB	NA	NA	NA
TE0745-02-92I31-B	45_2i_1gb	REV02	1GB	64MB	NA	NA	NA
TE0745-02-93E11-A	45_3e_1gb	REV02	1GB	64MB	NA	NA	NA
TE0745-02-93E11-KA	45_3e_1gb	REV02	1GB	64MB	NA	NA	NA
TE0745-02-93E31-A	45_3e_1gb	REV02	1GB	64MB	NA	NA	NA
TE0745-02-93E31-AK	45_3e_1gb	REV02	1GB	64MB	NA	NA	NA
TE0745-02-93E31-AZ	45_3e_1gb	REV02	1GB	64MB	NA	NA	NA
TE0745-02-S003	45_2i_1gb	REV02	1GB	64MB	NA	NA	C
TE0745-02-S005	30_1i_1gb	REV02	1GB	64MB	NA	NA	C;less MGT
TE0745-02-S006	30_1i_1gb	REV02	1GB	64MB	NA	without RTC	C;less MGT
TE0745-02-S007C1	45_2i_1gb	REV02	1GB	64MB	NA	without PLL	CF
TE0745-02-S007C2	45_2i_1gb	REV02	1GB	64MB	NA	without PLL	CF
TE0745-02-S007C3	45_2i_1gb	REV02	1GB	64MB	NA	without PLL	CF
TE0745-02-S008	30_1i_1gb	REV02	1GB	64MB	NA	NA	C;less MGT
TE0745-02-S009	30_1i_1gb	REV02	1GB	64MB	NA	NA	C;less MGT
TE0745-02-S012	45_2i_1gb	REV02	1GB	64MB	NA	without PLL	C
TE0745-02-S013	45_2i_1gb	REV02	1GB	64MB	NA	without PLL	C
TE0745-02-S014C1	45_2i_1gb	REV02	1GB	64MB	NA	without PLL	C
TE0745-02-S014C2	45_2i_1gb	REV02	1GB	64MB	NA	without PLL	C
TE0745-02-S014C3	45_2i_1gb	REV02	1GB	64MB	NA	without PLL	C
TE0745-02-S016	45_3e_1gb	REV02	1GB	64MB	NA	NA	C
TE0745-02-S017	30_1i_1gb	REV02	1GB	64MB	NA	NA	C;less MGT
TE0745-02-S018	30_1i_1gb	REV02	1GB	64MB	NA	NA	C;less MGT
TE0745-02-S019	45_2i_1gb	REV02	1GB	64MB	NA	NA	C
TE0745-02-S020	45_2i_1gb	REV02	1GB	64MB	NA	NA	C
TE0745-02-S021	45_2i_1gb	REV02	1GB	64MB	NA	NA	C
TE0745-02-S022	45_2i_1gb	REV02	1GB	64MB	NA	NA	C
TE0745-02-S024	45_2i_1gb	REV02	1GB	64MB	NA	NA	C
TE0745-03-71I31-A	30_1i_1gb	REV03	1GB	64MB	NA	NA	less MGT
TE0745-03-71I31-AK	30_1i_1gb	REV03	1GB	64MB	NA	NA	less MGT

TE0745-03-72I31-A	30_2i_1gb	REV03	1GB	64MB	NA	NA	less MGT
TE0745-03-81C31-A	35_1c_1gb	REV03	1GB	64MB	NA	NA	NA
TE0745-03-82I31-A	35_2i_1gb	REV03	1GB	64MB	NA	NA	NA
TE0745-03-91C31-A	45_1c_1gb	REV03	1GB	64MB	NA	NA	NA
TE0745-03-91C31-AN	45_1c_1gb	REV03	1GB	64MB	NA	NA	NA
TE0745-03-92I31-A	45_2i_1gb	REV03	1GB	64MB	NA	NA	NA
TE0745-03-92I31-AK	45_2i_1gb	REV03	1GB	64MB	NA	NA	NA
TE0745-03-93E31-A	45_3e_1gb	REV03	1GB	64MB	NA	NA	NA
TE0745-03-93E31-AK	45_3e_1gb	REV03	1GB	64MB	NA	NA	NA

*used as reference

Hardware Modules

Design supports following carriers:

Carrier Model	Notes
TEB0745*	

*used as reference

Hardware Carrier

Additional HW Requirements:

Additional Hardware	Notes
USB Cable for JTAG/UART	Check Carrier Board and Programmer for correct type
XMOD Programmer	Carrier Board dependent, only if carrier has no own FTDI

*used as reference

Additional Hardware

Content

For general structure and of the reference design, see [Project Delivery - AMD devices](#)

Design Sources

Type	Location	Notes
Vivado	<project folder>\block_design <project folder>\constraints <project folder>\ip_lib <project folder>\board_files	Vivado Project will be generated by TE Scripts

Vitis	<project folder>\sw_lib	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation
PetaLinux	<project folder>\os\petalinux	PetaLinux template with current configuration

Design sources

Additional Sources

Type	Location	Notes
SI5338	<project folder>\misc\PLL\SI5338_B	SI5338 Project with current PLL Configuration
init.sh	<project folder>\misc\sd\	Additional Initialization Script for Linux

Additional design sources

Prebuilt

File	File-Extension	Description
BIF-File	*.bif	File with description to generate Bin-File
BIN-File	*.bin	Flash Configuration File with Boot-Image (Zynq-FPGAs)
BIT-File	*.bit	FPGA (PL Part) Configuration File
Boot Script-File	*.scr	Distro Boot Script file
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports	---	Report files in different formats
Device Tree	*.dts	Device tree (2 possible, one for u-boot and one for linux)
Hardware-Platform-Description-File	*.xsa	Exported Vivado hardware description file for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
OS-Image	*.ub	Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

Prebuilt files (only on ZIP with prebuilt content)

Download

Reference Design is only usable with the specified Vivado/Vitis/PetaLinux version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

- [TE0745 "test Board Reference Design](#)

Design Flow



Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first launch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

- [AMD Development Tools#XilinxSoftware-BasicUserGuides](#)
- [Vivado Projects - TE Reference Design](#)
- [Project Delivery](#).

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/Vitis GUI. For currently Scripts limitations on Win and Linux OS see: [Project Delivery Currently limitations of functionality](#)



Caution! Win OS has a 260 character limit for path lengths which can affect the Vivado tools. To avoid this issue, use Virtual Drive or the shortest possible names and directory locations for the reference design (for example "x:\<project folder>")

1. Run _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:

_create_win_setup.cmd/_create_linux_setup.sh

```
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: <absolute project path>
-----
-----TE Reference Design-----
-----
-- (0) Module selection guide, project creation...prebuilt export...
-- (1) Create minimum setup of CMD-Files and exit Batch
-- (2) Create maximum setup of CMD-Files and exit Batch
-- (3) (internal only) Dev
-- (4) (internal only) Prod
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (g) Install Board Files from Xilinx Board Store (beta)
-- (a) Start design with unsupported Vivado Version (beta)
-- (x) Exit Batch (nothing is done!)
----
Select (ex.: '0' for module selection guide):
```

2. Press 0 and enter to start "Module Selection Guide"
3. Create project and follow instructions of the product selection guide, settings file will be configured automatically during this process.
 - optional for manual changes: Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_gui mode.cmd"



Note: Select correct one, see also [Vivado Board Part Flow](#)

4. Create hardware description file (.xsa file) for PetaLinux project and export to prebuilt folder

run on Vivado TCL (Script generates design and export files into "<project folder>\prebuilt\hardware\<short name>")

```
TE::hw_build_design -export_prebuilt
```



Using Vivado GUI is the same, except file export to prebuilt folder.

5. Create and configure your PetaLinux project with exported .xsa-file, see [PetaLinux KICKstart](#)
 - use TE Template from "<project folder>\os\petalinux"
 - use exported .xsa file from "<project folder>\prebuilt\hardware\<short name>" . **Note:** HW Export from Vivado GUI creates another path as default workspace.
 - The build images are located in the "<plnx-proj-root>/images/linux" directory
6. Configure the **boot.scr** file as needed, see [Distro Boot with Boot.scr](#)
7. Generate Programming Files with Vitis
 - a. Copy PetaLinux build image files to prebuilt folder
 - copy **u-boot.elf**, **system.dtb**, **bl31.elf**, **image.ub** and **boot.scr** from "<plnx-proj-root>/images/linux" to prebuilt folder



"<project folder>\prebuilt\os\petalinux\<ddr size>" or "<project folder>\prebuilt\os\petalinux\<short name>"

- b. Generate Programming Files

run on Vivado TCL (Script generates applications and bootable files, which are defined in "test_board\sw_lib\apps_list.csv")

```
TE::sw_run_vitis -all
TE::sw_run_vitis (optional; Start Vitis from Vivado GUI or start with TE Scripts on Vivado TCL)
```



TCL scripts generate also platform project, this must be done manually in case GUI is used. See [Vitis](#)

Generate Programming Files with Petalinux (alternative), see [PetaLinux KICKstart](#)

Launch

Programming



Check Module and Carrier TRMs for proper HW configuration before you try any design.

Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch.

Xilinx documentation for programming and debugging: [Vivado/Vitis/SDSoC-Xilinx Software Programming and Debugging](#)

Get prebuilt boot binaries

1. Run `_create_win_setup.cmd/_create_linux_setup.sh` and follow instructions on shell
2. Press 0 and enter to start "Module Selection Guide"
 - a. Select assembly version
 - b. Validate selection
 - c. Select create and open delivery binary folder



Note: Folder "<project folder>_binaries_<Article Name>" with subfolder "boot_<app name>" for different applications will be generated

QSPI-Boot mode

Option for **Boot.bin** on QSPI Flash and **image.ub** and **boot.scr** on **SD** or **USB**.

1. Connect **JTAG** and power on carrier with module
2. Open Vivado Project with "vivado_open_existing_project_gui mode.cmd" or if not created, create with "vivado_create_project_gui mode.cmd"

run on Vivado TCL (Script programs BOOT.bin on QSPI flash)

```
TE::pr_program_flash -swapp u-boot
TE::pr_program_flash -swapp hello_te0745 (optional)
```

3. Copy **image.ub** and **boot.scr** on **SD** or **USB**
 - use files from "<project folder>_binaries_<Article Name>\boot_linux" from generated binary folder, see: [Get prebuilt boot binaries](#)
 - or use prebuilt file location, see "<project folder>\prebuilt\file_location.txt"
4. Set Boot Mode to **QSPI-Boot** and insert **SD** or **USB**.
 - Depends on Carrier, see carrier TRM.

SD-Boot mode

1. Copy **image.ub**, **boot.scr** and **Boot.bin** on **SD**
 - use files from "<project folder>_binaries_<Article Name>\boot_linux" from generated binary folder, see: [Get prebuilt boot binaries](#)
 - or use prebuilt file location, see "<project folder>\prebuilt\file_location.txt"
2. Set Boot Mode to SD-Boot.
 - Depends on Carrier, see carrier TRM.
3. Insert SD-Card in SD-Slot.


JTAG


Not used on this Example.

Usage

1. Prepare HW like described on section [Programming](#)
2. Connect UART USB (most cases same as JTAG)

3. Select SD Card as Boot Mode (or QSPI - depending on step 1)

 Note: See TRM of the Carrier, which is used.

 Starting with Petalinux version 2020.1, the industry standard "Distro-Boot" boot flow for U-Boot was introduced, which significantly expands the possibilities of the boot process and has the primary goal of making booting much more standardised and predictable.
The boot options described above describe the common boot processes for this hardware; other boot options are possible.
For more information see [Distro Boot with Boot.scr](#)

4. Power On PCB

1. Zynq Boot ROM loads FSBL from SD/QSPI into OCM,
2. FSBL init PS, programs PL using the bitstream and loads U-boot from SD into DDR,
3. U-boot loads Linux (**image.ub**) from SD/QSPI/... into DDR

Linux


1. Open Serial Console (e.g. putty)

- Speed: 115200
- select COM Port

 Win OS, see device manager, Linux OS see dmesg |grep tty (UART is *USB1)

2. Linux Console:

```
# password disabled
petalinux login: root
Password: root
```

 Note: Wait until Linux boot finished

3. You can use Linux shell now.

```
i2cdetect -y -r 0          (check I2C 0 Bus)
dmesg | grep rtc           (RTC check)
udhcpc                     (ETH0 check)
lsusb                      (USB2.0 check)
```


4. Option Features

- Webserver to get access to Zynq
 - insert IP on web browser to start web interface
- init.sh scripts
 - add init.sh script on SD, content will be load automatically on startup (template included in "<project folder>\misc\SD"
 - Script will enable SFP interface after linux booting, if file is copied on SD

Vivado HW Manager

Open Vivado HW-Manager and add VIO signal to dashboard (*.ltx located on prebuilt folder)


- Monitoring:
 - SI5338 CLKs:
 - Set radix from VIO signals to unsigned integer.
Note: Frequency Counter is inaccurate and displayed unit is Hz, SI5338 CLK (0 and 3) are configured to 125MHz by default.



Vivado Hardware Manager

System Design - Vivado

Block Design



*clk3 is not available on the smallest SOC (xc7z030)

Block Design

PS Interfaces

Activated interfaces:

Type	Note
DDR	
QSPI	MIO
ETH0	MIO
USB0	MIO
SD0	MIO

UART0	MIO
I2C0	MIO
GPIO	MIO
ETH0 Reset	MIO
USB0 Reset	MIO
I2C0 Reset	MIO
TTC0..1	EMIO
SWDT0	EMIO

PS Interfaces

Constrains

Basic module constrains

`_i_bitgen_common`

```
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property CFGBVS GND [current_design]
```

Design specific constrain

`_i_timing.xdc`

```
set_false_path -from [get_clocks clk_fpga_0] -to [get_clocks si5338_clk0_clk_p]
set_false_path -from [get_clocks clk_fpga_0] -to [get_clocks si5338_clk3_clk_p]
set_false_path -from [get_clocks si5338_clk0_clk_p] -to [get_clocks clk_fpga_0]
set_false_path -from [get_clocks si5338_clk3_clk_p] -to [get_clocks clk_fpga_0]
```

Software Design - Vitis

For Vitis project creation, follow instructions from:

[Vitis](#)

Application

Template location: "<project folder>\sw_lib\sw_apps\"

fsbl

TE modified 2023.2 FSBL

General:

- Modified Files: main.c, fsbl_hooks.h/c (search for 'TE Mod' on source code)
- Add Files: te_fsbl_hooks.h/c (for hooks and board)
- General Changes:
 - Display FSBL Banner and Device ID

Module Specific:

- Add Files: all TE Files start with te_*
 - Si5338 Configuration
 - ETH+USB Reset over MIO

hello_te0745

Hello TE0745 is a Xilinx Hello World example as endless loop instead of one console output.

u-boot

U-Boot.elf is generated with PetaLinux. Vitis is used to generate Boot.bin.

Software Design - PetaLinux

For PetaLinux installation and project creation, follow instructions from:

- [PetaLinux KICKstart](#)

Config

Start with **petalinux-config** or **petalinux-config --get-hw-description**

Changes:

- MAC from eeprom together with uboot and device tree settings:
 - CONFIG_SUBSYSTEM_ETHERNET_PS7_ETHERNET_0_MAC=""
- add new flash partition for bootscr and sizing
 - CONFIG_SUBSYSTEM_FLASH_PS7_QSPI_0_BANKLESS_PART0_SIZE=0xA00000
 - CONFIG_SUBSYSTEM_FLASH_PS7_QSPI_0_BANKLESS_PART1_SIZE=0x1400000
 - CONFIG_SUBSYSTEM_FLASH_PS7_QSPI_0_BANKLESS_PART3_NAME="bootscr"
 - CONFIG_SUBSYSTEM_FLASH_PS7_QSPI_0_BANKLESS_PART3_SIZE=0x40000
- Identification
 - CONFIG_SUBSYSTEM_HOSTNAME="Trenz"
 - CONFIG_SUBSYSTEM_PRODUCT="TE0745_TEB0745"

U-Boot

Start with **petalinux-config -c u-boot**

Changes:

- MAC from eeprom together with uboot and device tree settings:
 - CONFIG_ENV_OVERWRITE=y
 - CONFIG_NVMEM=y
 - CONFIG_DM_RTC=y (needed for nvme driver because of bug in uboot)
- Boot Modes:
 - CONFIG_QSPI_BOOT=y
 - CONFIG_SD_BOOT=y
 - CONFIG_ENV_IS_IN_FAT is not set
 - CONFIG_ENV_IS_IN_NAND is not set
 - CONFIG_ENV_IS_IN_SPI_FLASH is not set
 - CONFIG_BOOT_SCRIPT_OFFSET=0x1E20000
- Identification

- CONFIG_IDENT_STRING=" TE0745_TEB0745"

Change platform-top.h:

```
#no changes
```

Device Tree

project-spec\meta-user\recipes-bsp\device-tree\files\system-user.dtsi

```
/include/ "system-conf.dtsi"

/*----- QSPI -----*/
&qspi {
    #address-cells = <1>;
    #size-cells = <0>;
    status = "okay";
    flash0: flash@0 {
        compatible = "jedec,spi-nor";
        reg = <0x0>;
        #address-cells = <1>;
        #size-cells = <1>;

        spi-rx-bus-width = <4>;
        spi-tx-bus-width = <4>;
        spi-max-frequency = <90000000>;
    };
};

/*----- ETH PHY -----*/
&gem0 {
    phy-handle = <&phy0>;

    nvmem-cells = <&eth0_addr>;
    nvmem-cell-names = "mac-address";

    //required otherwise petalinux gives a static MAC address, this can also be
    achieved by setting petalinux CONFIG_SUBSYSTEM_ETHERNET_[XXXX]_MAC to an empty string
    /delete-property/ local-mac-address;

    mdio {
        #address-cells = <1>;
        #size-cells = <0>;
        phy0: phy@1 {
            compatible = "marvell,88e1510";
            device_type = "ethernet-phy";
            reg = <1>;
        };
    };
};

/*----- USB -----*/
/{
    usb_phy0: usb_phy@0 {
```

```

        compatible = "ulpi-phy";
        #phy-cells = <0>;
        reg = <0xe0002000 0x1000>;
        view-port = <0x0170>;
        drv-vbus;
    };
};

&usb0 {
    dr_mode = "host";
    //dr_mode = "peripheral";
    usb-phy = <&usb_phy0>;
};

/*----- I2C -----*/
&i2c0 {

    rtc@6F {
        compatible = "isil,isl12022";
        reg = <0x6F>;
    };

    //MAC EEPROM
    eeprom: eeprom@53 {
        compatible = "microchip,24aa025", "atmel,24c02";
        reg = <0x53>;

        #address-cells = <1>;
        #size-cells = <1>;
        eth0_addr: eth-mac-addr@FA {
            reg = <0xFA 0x06>;
        };
    };

};

i2cmux_SFP: i2cmux@72 {
    compatible = "nxp,pca9548";
    reg = <0x72>;

    SFP@0 {
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <0>;
    };
    SFP@1 {
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <1>;
    };
    SFP@2 {
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <2>;
    };
    SFP@3 {
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <3>;
    };
    SFP@4 {

```

```

        #address-cells = <1>;
        #size-cells = <0>;
        reg = <4>;
    };
    SFP@5 {
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <5>;
    };
    SFP@6 {
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <6>;
    };
    SFP@7 {
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <7>;
    };
};

};

```

Kernel

Start with **petalinux-config -c kernel**

Changes:

- for Real Time Clock ISL12020MIRZ
 - CONFIG_RTC_DRV_ISL12022=y

Rootfs

Start with **petalinux-config -c rootfs**

Changes:

- For web server app:
 - `CONFIG_busybox-httpd=y`
- For additional test tools only:
 - `CONFIG_i2c-tools=y`
 - `CONFIG_packagegroup-petalinux-utils=y` (`util-linux`, `cpufrequtils`, `bridge-utils`, `mtd-utils`, `usbutils`, `pciutils`, `canutils`, `i2c-tools`, `smartmontools`, `e2fsprogs`)
- For auto login:
 - `CONFIG_imagefeature-serial-autologin-root=y`

FSBL patch (alternative for vitis fsbl trenz patch)

See "[<project folder>os\petalinux\project-spec\meta-user\recipes-bsp\embeddedsw](#)"

Petalinux Troubleshoot#Petalinux2023.2

Applications

See "<project folder>\os\petalinux\project-spec\meta-user\recipes-apps\"

startup

Script App to load init.sh from SD Card if available.

webfwu

Webserver application suitable for Zynq access. Need busybox-httpd

Additional Software

SI5338

File location "<project folder>\misc\PLL\SI5338_B\SI5338-*.slabtimeproj"

General documentation how you work with this project will be available on [SI5338](#)

Appx. A: Change History and Legal Notices

Document Change History

To get content of older revision go to "Change History" of this page and select older document revision number.

Date	Document Revision	Authors	Description
<div>Error rendering macro 'page- info' Ambiguous method overloading for method jdk. proxy279.\$Pr oxy4022#has ContentLevel Permission. Cannot resolve which</div>	<div>Error rendering macro 'page- info' Ambiguous method overloading for method jdk. proxy279.\$Pr oxy4022#has ContentLevel Permission. Cannot resolve which</div>	<div>Error rendering macro 'page- info' Ambiguous method overloading for method jdk. proxy279.\$Pr oxy4022#has ContentLevel Permission. Cannot resolve which</div>	<div><ul style="list-style-type: none">Release 2023.2new assembly variants</div>

method to
invoke for
[null, class
java.lang.
String, class
com.
atlassian.
confluence.
pages.Page]
due to
overlapping
prototypes
between:
[interface
com.
atlassian.
confluence.
user.
ConfluenceU
ser, class
java.lang.
String, class
com.
atlassian.
confluence.
core.
ContentEntity
Object]
[interface
com.
atlassian.
user.User,
class java.
lang.String,
class com.
atlassian.
confluence.
core.
ContentEntity

method to
invoke for
[null, class
java.lang.
String, class
com.
atlassian.
confluence.
pages.Page]
due to
overlapping
prototypes
between:
[interface
com.
atlassian.
confluence.
user.
ConfluenceU
ser, class
java.lang.
String, class
com.
atlassian.
confluence.
core.
ContentEntity
Object]
[interface
com.
atlassian.
user.User,
class java.
lang.String,
class com.
atlassian.
confluence.
core.
ContentEntity

method to
invoke for
[null, class
java.lang.
String, class
com.
atlassian.
confluence.
pages.Page]
due to
overlapping
prototypes
between:
[interface
com.
atlassian.
confluence.
user.
ConfluenceU
ser, class
java.lang.
String, class
com.
atlassian.
confluence.
core.
ContentEntity
Object]
[interface
com.
atlassian.
user.User,
class java.
lang.String,
class com.
atlassian.
confluence.
core.
ContentEntity

Object]	Object]	Object]	
2023-04-25	v.15	Manuela Strücker	<ul style="list-style-type: none"> new assembly variants
2023-02-08	v.14	Manuela Strücker	<ul style="list-style-type: none"> Release 2021.2 new assembly variants added jtag2axi for test purposes
2020-03-30	v.13	John Hartfiel	<ul style="list-style-type: none"> Release 2019.2
2019-09-18	v.12	John Hartfiel	<ul style="list-style-type: none"> bugfix for TE0745-02-45-3EA
2018-12-19	v.11	John Hartfiel	<ul style="list-style-type: none"> documentation notes
2018-11-26	v.10	John Hartfiel	<ul style="list-style-type: none"> update 2018.2 documentation style update
2018-04-09	v.7	John Hartfiel	<ul style="list-style-type: none"> Typo correction
2018-02-09	v.6	John Hartfiel	<ul style="list-style-type: none"> Release 2017.2
2017-09-11	v.1	John Hartfiel	<ul style="list-style-type: none"> Initial release
--	all	<div> Error rendering macro 'page-info' Ambiguous method overloading for method jdk.proxy279.\$Proxy4022#hasContentLevelPermission. </div>	--

Cannot
resolve
which
method to
invoke for
[null, class
java.lang.
String, class
com.
atlassian.
confluence.
pages.Page]
due to
overlapping
prototypes
between:
[interface
com.
atlassian.
confluence.
user.
ConfluenceU
ser, class
java.lang.
String, class
com.
atlassian.
confluence.
core.
ContentEntity
Object]
[interface
com.
atlassian.
user.User,
class java.
lang.String,
class com.
atlassian.

		confluence. core. ContentEntity Object]	
--	--	--	--

Document change history.

Legal Notices

Data Privacy

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

Document Warranty

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH](#). The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no [SVHC \(Substances of Very High Concern\) on the Candidate List](#) are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the [European Chemicals Agency \(ECHA\)](#).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

Error rendering macro 'page-info'

Ambiguous method overloading for method `jdk.proxy279.$Proxy4022#hasContentLevelPermission`. Cannot resolve which method to invoke for `[null, class java.lang.String, class com.atlassian.confluence.pages.Page]` due to overlapping prototypes between: `[interface com.atlassian.confluence.user.ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]` `[interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]`