TE0711 CPLD

Tayler viewontents

Firmware for PCB CPLD with designator U4. CPLD Device in Chain: LCMX02-256HC

• 1 Overview

• 11 Feature Summary Feature Summary Sion and supported PCB Revision

- 2 Product Specification
- Product Specification
 JTAG Adtingrt Description
 Res8t 2.2 Functional Description
 LED sequencing 2.1 JTAG
 USER IO
 2.2.2 Reset
 I2C Interface 2.2.3 Power
 2.2.4 USER IO
 2.2.5 USER IO

- - 2.2.5 LED

Firmware Charge History and Supported PCB Revision 3.1 Revision Changes See Document Shange History

- 3.3 Legal Notices3.4 Data Privacy

Product 35 Document Warranty 3.4 Data Finally 3.5 Document Warranty 3.7 Copyright Notice 3.8 Technology Licenses Port Des Trying and Protection Product 3.10 HEACH, RoHS and WEEE

Name	Direction	Pin	Pullup/down	Bank Power	Description
DONE	in	13	NONE	LVCMOS33	FPGA DONE signal
EN_SC3	in	16	UP	LVCMOS33	B2B Enable Pin - low active
F_TCK	out	28	-	LVCMOS33	JTAG FPGA
F_TDI	out	27	-	LVCMOS33	JTAG FPGA
F_TDO	in	23	-	LVCMOS33	JTAG FPGA
F_TMS	out	25	-	LVCMOS33	JTAG FPGA
JTAGSEL	in	26	NONE	LVCMOS33	Enable JTAG access to CPLD for Firmware update (0': JTAG routed to FPGA, '1': JTAG routed to CPLD)
MODE_SC1	in	11	UP	LVCMOS33	B2B Boot Mode Pin - currently_not_ used
NOSEQ_SC4	in	12	UP	LVCMOS33	B2B NOSEQ Pin
nRST_SC0	in	8	UP	LVCMOS33	B2B Reset - low active
PG_ALL	in	10	UP	LVCMOS33	Power good - low active, from power monitor

PROG_B	out	17	NONE	LVCMOS33	FPGA PROG_B Reset
EN_1V	out	5	NONE	LVCMOS33	Power disable (U1), Module has external pullup
STAT_SC2	out	14	UP	LVCMOS33	B2B PGOOD
SYSLED4	out	9	NONE	LVCMOS33	Green LED D4
TCK_SC7	in	30	-	LVCMOS33	JTAG B2B
TDI_SC6	in	32	-	LVCMOS33	JTAG B2B
TDO_SC5	out	1	-	LVCMOS33	JTAG B2B
TMS_SC8	in	29	-	LVCMOS33	JTAG B2B
UFL	out	4	NONE	LVCMOS33	J1 (Ultra Small Sufrace Mount Coax)
UI_CLK	out	20	UP	LVCMOS18	FPGA Bank 16 Pin B8, I2C CLOCK Pin
UIO	in	21	UP	LVCMOS18	FPGA Bank 16 Pin D10, dual-purpose, I2C DATA Pin or input for UFL

Functional Description

JTAG

JTAG signals routed directly through the CPLD to FPGA. Access between CPLD and FPGA can be multiplexed via *JTA GEN* (logical one for CPLD, logical zero for FPGA) on JM1-89.

Reset

PROG_B is triggered by nRST_SC0 or PG_ALL or EN_SC3 after power on delay.

Power

STAT_SC2 (Power Good) is '0' when PROG_B is '0', else high impedance.

 $\emph{EN}_1\emph{V}$ is high impedance. Pulled up externally. It activates the power regulators.

USER IO

MODE_SC1 is connected to a I2C Register bit. GPIO_input(18). Its state can be read from FPGA side over I2C.

UIO is connected to UFL but also serves as the I2C data pin.

LED

Green LED D4 (SYSLED4) shows a certain blinking pattern in case one of the status signals is active, otherwise it can be controlled via I2C from FPGA side.

equence Priority	Condition	Description	
------------------	-----------	-------------	--

	highest	nRST_SC0 = LOW (low active)	external reset from carrier is pressed
******O			blink sequence not used
******00			blink sequence not used
*****000		PG_ALL is zero	One of the power rails of the internal Voltages DCDCs is down
****0000		EN_SC3 is zero	B2B enable Pin is active (low active), coming from the carrier
***00000			blink sequence not used
**00000			blink sequence not used
*000000	GND JIN	DONE = '0'	FPGA not programmed. No design on QSPI Flash?

continuously ON	lowest	software controlled command via I2C Interface. GPIO_output(1) and GPIO_output(0) high	Set bit GPIO_output(0) high to control the LED with GPIO_output(1). Both high to make it shine.
continuously OFF			If none of the above condition is met

I2C Interface

This subsystem provides 2 x 32-bit (segmented in eight 8-bit) of general purpose parallel input and output (I/O) expansion for the I2C bus protocol. Address of this I2C device is 0x20. This module contains eight 8-bit registers for reading and writing (GPIO_input[7:0] to GPIO_input[31:24] and GPIO_output[7:0] to GPIO_output[31:24]) separately with address 0x00 to 0x03. These registers can be accessed with I2C commands on a standalone application running on the Microblaze. Refer to the Hello World example application from the TE0711 reference design (test board).

Four registers can be read and four can be written.

GPIO_input(7 downto 0)	readable	0x00	contains the CPLD Firmware Revision (not the PCB revision)
GPIO_input(15 downto 8)	readable	0x01	empty
GPIO_input(23 downto 16)	readable	0x02	contains: NOSEQ_SC4 state in bit 16. STAT_SC2 in bit 17. MODE_SC1 in bit 18.
GPIO_input(31 downto 24)	readable	0x03	empty
GPIO_output(7 downto 0)	writeable	0x00	Bit 0 to 1 are mapped to SYSLED4. Write '1' to both of them to turn on the LED D4.
GPIO_output(15 downto 8)	writeable	0x01	not mapped
GPIO_output(23 downto 16)	writeable	0x02	Bit 16 is mapped to NOSEQ_SC4 if no reset ocurrs
GPIO_output(31 downto 24)	writeable	0x03	not mapped

Appx. A: Change History and Legal Notices

Revision Changes

changes Firmware REV01(old version) to REV02:

- Signals are renamed according to the schematic.
- NOSEQ pin is added.
- STAT_SC2(PGOOD) pulled up.
- JTAG signals timing corrected.
- LED function changed. Different blinking pattern for critical signal states
- MODE_SC1 is written to to I2C Interface Register GPIO_input(18)
- I2C to GPIO slave added

- CPLD_REVISION as generic parameter addedNOSEQ_SC4 and STAT_SC2 defined as INOUT

- Pulled up or pulled down ports was controlled according to CPLD IO standardization.
 UIO and UI_CLK pins defined as I2C pins. Added PullUps for I2C. UIO and ULF functions can be used as in REV01.

Document Change History

To get content of older revision got to "Change History" of this page and select older document revision number.

Date	Document Revision	CPLD Firmware Revision	Supported PCB Revision	Authors	Description	Firmware Release	
		REV02	REV02		REV02, Firmware released 2024-01-	SC-PGM-TE0711- 02_SC0711- 02_20240123.zip	
E	error r	ıge-info'				02_20240123.2ip	
Α	Erro ımbigı	r rendering macro 'pa ding for method jdk.p	age-info' proxy241.\$Proxy3496#		rendering macro 'pa nission. Cannot reso		voke for [null, class java.lang.Strin
	Amb	iguous method overloa	ading for method jdk.p	ri Ambi	tascomedmoldevedfler	erdissjóor Mæthrod jelsplo	œxy/Lhildh\$ffedbxyd496#fwals@fortfmull
		J					
2018-03-15	v.3	REV01	REV01	John Hartfiel	REV01 , Firmware released 2015-04-17		
2018-03-15	v.1	REV01	REV01		Initial release		
				Frror	rendering macro 'pa	age-info'	
				Ambi	guous method overloa	ading for method jdk.pr	oxy241.\$Proxy3496#hasContentL
	All						
				Error	rendering macro 'pa	age-info'	
				Ambi	guous method overloa	ading for method jdk.pr	oxy241.\$Proxy3496#hasContentL

Legal Notices

Data Privacy

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

Document Warranty

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.proxy241.\$Proxy3496#hasContentLevelPermission.

Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.

pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user.

ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]

[interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.

ContentEntityObject]