TE0710 Test Board

Table of contents

Overview				
° 1.1 Key Features				
 1.2 Revision History 				
 1.3 Release Notes and Know Issues 				
Microblaze Design with linux example.				
Refer to http://trenz.org/ted 70-146 Vor the documentation. 1.5 Content 1.5.1 Design Sou		n of this manual and o	other available	
For directly getting started with Arditional in 1.5.3 Prebuilt 1.5.4 Download		tion Launch.		
Key ² Eesign Flow Regatures				
 3.1 Programming 				
 Vitis/Vivado 2023.21 Get prebuilt 	t boot binaries			
 PetaLinux 3.1.2 QSPI-Boot 	mode			
 MicroBlaze 3.1.3 SD-Boot me 	ode			
• SPI ELF Bootloader4 JTAG				
 Flash 3.2 Usage MIG 3.2.1 Linux 				
MIG ■ 3.2.1 Linux ETH(ETH1 and £2122)/ivado HW	Managar			
 LED^o 3.3 Block Design 	Manager			
EEPROM MAGtraints				
 I2C Interface to 2 ₽山Basic modu 	ile constraints			
 JTAG to AXI Mastel Design spe 				
 4 Software Design - Vitis 				
 4.1 Application 				
Revision Historypi_bootloa	der			
—	0			
■ 4.1.3 u-boot				
• 5 Software Design - PetaLinux	Project Built	Authors	Description	
• 5.1 Config				
2024-02-19 ° 5.2 U-B023.2 ° 5.3 Busybox	TE0710-	Waldemar		
 5.4 Device Tree 	test_board_noprebui	Hanemann	 2023.2 update 	
° 5.5 Kernel	It-vivado_2023.2- build 4 202402191			
° 5.6 Rootfs	00859.zip			
 5.7 Applications 	TE0710-test_board-			
5.7.1 eeprom	vivado_2023.2-			
6 Additional Software	build_4_202402191			
7 App. A: Change History and Lega	Notices			
2022-02-16 ° 7.1 Dogo Prest Change His	stant/0710-	Waldemar		
 7.2 Legal Notices 	test_board_noprebui	Hanemann	 new spi 	
 7.3 Data Privacy 	lt-vivado_2021.2-		bootloader	
 7.4 Document Warranty 	build_11_20220216		by Henrik Brix	
 7.5 Limitation of Liability 7.6 Comprised Metion 	112910.zip TE0710-test_board-		 Andersen adjusted 	
 7.6 Copyright Notice 7.7 Technology Licenses 	vivado_2021.2-		offsets	
 7.7 Technology Licenses 7.8 Environmental Protect 7.9 PEACH Palls and W 				
 7.9 REACH, RoHS and W 	112910.zip			

8 Table of contents

2022-02-04	2021.2	TE0710-test_board- vivado_2021.2- build_11_20220208 153036.zip TE0710- test_board_noprebui It-vivado_2021.2- build_11_20220208 153036.zip	Waldemar Hanemann	 2021.2 update document style update added boot script added eeprom interface for MAC address read-out added simple sd card interface added 2nd Ethernet Interface
2020-04-21	2019.2	TE0710-test_board- vivado_2019.2- build_10_20200421 063949.zip TE0710- test_board_noprebui It-vivado_2019.2- build_10_20200421 064005.zip	John Hartfiel	• 2019.2 update
2018-03-29	2017.4	te0710-test_board- vivado_2017.4- build_07_20180329 130739.zip te0710- test_board_noprebui It-vivado_2017.4- build_07_20180329 130757.zip	John Hartfiel	• initial release

Design Revision History

Release Notes and Know Issues

Issues	Description	Workaround	To be fixed version
No known issues			
Known Issues			

Requirements

Software

Software	Versio	n Note	
Vitis	2023.2	needed, Vivado is included into Vitis installation	
PetaLinux	2023.2	needed	
Software			

3011

Hardware

Basic description of TE Board Part Files is available on TE Board Part Files.

Complete List is available on "<project folder>\board_files*_board_files.csv"

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EMMC	Others	Notes
TE0710-02- 35-2CF	35_2cf_512m b	REV02	512MB	32MB	NA	NA	NA
TE0710-02- 35-2IF	35_2if_512mb	REV02	512MB	32MB	NA	NA	NA
TE0710-02- 100-2CF	100_2cf_512 mb	REV02	512MB	32MB	NA	NA	NA
TE0710-02- 100-2IF	100_2if_512m b	REV02	512MB	32MB	NA	NA	NA
TE0710-02- 72l21-A	100_2if_512mb	REV02	512MB	32MB	NA	NA	NA
TE0710-02- S001	100_2cf_512 mb	REV02	512MB	32MB	NA	NA	no ETH-PHY
TE0710-02- 42l21-A	35_2if_512mb	REV02	512MB	32MB	NA	NA	NA
TE0710-02- S003	35_2if_512mb	REV02	512MB	32MB	NA	NA	NA
TE0710-03- 42C21-A	35_2cf_512mb	REV03	512MB	32MB	NA	NA	NA
TE0710-03- 42l21-A	35_2if_512mb	REV03	512MB	32MB	NA	NA	NA
TE0710-03- 72C21-A*	100_2cf_512 mb	REV03	512MB	32MB	NA	NA	NA
TE0710-03- 72l21-A	100_2if_512mb	REV03	512MB	32MB	NA	NA	NA

*used as reference

Hardware Modules

Design supports following carriers:

Carrier Model	Notes
TE0701	
TE0703*	used as reference carrier
TE0705	
TE0706	
TEBA0841	

*used as reference

Hardware Carrier

Additional HW Requirements:

Additional Hardware Not	es
-------------------------	----

USB Cable for JTAG/UART	Check Carrier Board and Programmer for correct typ
XMOD Programmer	Carrier Board dependent, only if carrier has no own FTDI

*used as reference

Additional Hardware

Content

For general structure and usage of the reference design, see Project Delivery - AMD devices

Design Sources

Туре	Location	Notes
Vivado	<project folder="">\block_design <project folder="">\constraints <project folder="">\ip_lib <project folder="">\board_files</project></project></project></project>	Vivado Project will be generated by TE Scripts
Vitis	<project folder="">\sw_lib</project>	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation
PetaLinux	<project folder="">\os\petalinux</project>	PetaLinux template with current configuration
	Design sources	

Design sources

Additional Sources

Туре	Location	Notes	
Additional design sources			

Prebuilt

File	File-Extension	Description
BIT-File	*.bit	FPGA (PL Part) Configuration File
Boot Script-File	*.scr	Distro Boot Script file
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports		Report files in different formats
Hardware-Platform- Specification-Files	*.xsa	Exported Vivado Hardware Specification for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File

OS-Image	*.ub	Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

Prebuilt files (only on ZIP with prebuilt content)

Download

Reference Design is only usable with the specified Vivado/Vitis/PetaLinux version. Do never use different Versions of AMD Software for the same Project.

Reference Design is available on:

• TE0710 "Test Board" Reference Design

Design Flow

Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first launch.

Trenz Electronic provides a tcl based built environment based on AMD Design Flow.

See also:

- Xilinx Development Tools#XilinxSoftware-BasicUserGuides
- Vivado Projects TE Reference Design
- Project Delivery.

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by AMD Vivado/Vitis GUI. For currently Scripts limitations on Win and Linux OS see: Projec t Delivery Currently limitations of functionality

Caution! Win OS has a 260 character limit for path lengths which can affect the Vivado tools. To avoid this issue, use Virtual Drive or the shortest possible names and directory locations for the reference design (for example "x:\<project folder>")

1. Run _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:

```
_create_win_setup.cmd/_create_linux_setup.sh
  -----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: <absolute project path>
     -----
-----TE Reference
Design-----
_____
-- (0) Module selection guide, project creation...prebuilt export...
-- (1) Create minimum setup of CMD-Files and exit Batch
-- (2) Create maximum setup of CMD-Files and exit Batch
-- (3) (internal only) Dev
-- (4) (internal only) Prod
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (g)
      Install Board Files from Xilinx Board Store (beta)
-- (a) Start design with unsupported Vivado Version (beta)
-- (x) Exit Batch (nothing is done!)
Select (ex.:'0' for module selection guide):
```

- 2. Press 0 and enter to start "Module Selection Guide"
- Create project and follow instructions of the product selection guide, settings file will be configured automatically during this process.
 - optional for manual changes: Select correct device and AMD install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd"



Note: Select correct one, see also Vivado Board Part Flow

4. Create hardware description file (.xsa file) for PetaLinux project and export to prebuilt folder

run on Vivado TCL (Script generates design and export files into "<project

folder>\prebuilt\hardware\<short name>")

TE::hw_build_design -export_prebuilt

(1) Using Vivado GUI is the same, except file export to prebuilt folder.

- 5. Create and configure your PetaLinux project with exported .xsa-file, see PetaLinux KICKstart

 use TE Template from "<project folder>\os\petalinux"
 - use exported .xsa file from "<project folder>\prebuilt\hardware\<short name>" . Note: HW Export from Vivado GUI creates another path as default workspace.
 - Important Note: Select correct Flash partition offset on petalinux-config: Subsystem Auto HW Settings Flash Settings, FPGA+Boot+bootenv=0xA00000 (increase automatically generate Boot partition), increase image size to A:, see Config
 - The build images are located in the "<plnx-proj-root>/images/linux" directory
- 6. Configure the boot.scr file as needed, see Distro Boot with Boot.scr
- 7. Copy PetaLinux build image files to prebuilt folder
 - copy u-boot.elf and image.ub from "<pInx-proj-root>/images/linux" to prebuilt folder

0

"<project folder>\prebuilt\os\petalinux\<ddr size>" or "<project folder>\prebuil t\os\petalinux\<short name>"

8. Generate Programming Files with Vitis

run on Vivado TCL (Script generates applications and bootable files, which are defined in "test_board\sw_lib\apps_list.csv") TE::sw_run_vitis -all

```
\texttt{TE::sw\_run\_vitis} (optional; Start Vitis from Vivado GUI or start with TE Scripts on Vivado TCL)
```

TCL scripts generate also platform project, this must be done manually in case GUI is used. See Vitis

9. (Optional) BlockRam Firmware Update

- Copy "<project folder>\prebuilt\software\<short name>\spi_bootloader.elf" into "<project folder>\firmware\microblaze_0\"
- b. Regenerate Vivado Project or Update Bitfile only with "spi_bootloader.elf"

```
TE::hw_build_design -export_prebuilt
TE::sw_run_vitis -all
```

Launch

Programming

A Check Module and Carrier TRMs for proper HW configuration before you try any design.

Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch.

AMD documentation for programming and debugging: Vivado/Vitis/SDSoC-Xilinx Software Programming and Debugging

Get prebuilt boot binaries

- 1. Run _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell
- 2. Press 0 and enter to start "Module Selection Guide"
 - a. Select assembly version
 - b. Validate selection

0

c. Select create and open delivery binary folder



Note: Folder "<project folder>_binaries_<Article Name>" with subfolder "boot_<app name>" for different applications will be generated

QSPI-Boot mode

Option for **u-boot.mcs** on QSPI Flash. (u-boot.mcs contains all files necessary to boot up linux)

- 1. Connect the USB cable(JTAG) and power supply on carrier with module
- 2. Open Vivado Project with "vivado_open_existing_project_guimode.cmd" or if not created, create with "vivado_create_project_guimode.cmd"

run on Vivado TCL (Script programs BOOT.bin on QSPI flash)
TE::pr_program_flash -swapp u-boot

3. Reboot (if not done automatically)

(i)

SD-Boot mode

Not used on this Example.

JTAG

Not used on this example.

Usage

- 1. Prepare HW like described on section Programming
- 2. Connect UART USB (most cases same as JTAG)
- 3. Select SD Card as Boot Mode (or QSPI depending on step 1)

(i) Note: See TRM of the Carrier, which is used.

Starting with Petalinux version 2020.1, the industry standard "Distro-Boot" boot flow for U-Boot was introduced, which significantly expands the possibilities of the boot process and has the primary goal of making booting much more standardised and predictable. The boot options described above describe the common boot processes for this

hardware; other boot options are possible. For more information see Distro Boot with Boot.scr

- 4. Power On PCB
 - 1. FPGA Loads Bitfile from Flash,
 - 2. SPI Bootloader from Bitfile Firmware loads U-Boot into DDR (This takes a while)

SPI	E	LF		30	ot	:1	0	ad	le	er																														
Cop	yi	ng	Į I	εL			m	aç	je			rc	om		SI	21		1	as	sh		0)x	:0	5€	еC	0				٤A	М							
• • •																																								
•••																																								
• • •																																								
• • •																																								
•••																																								
•••																																								
•••																																								
Tra	INS	Í€	er	r_1	nç	J	e	Xe	ec	u	t	10	on		t		р	0	ŋı	a	m		d		X	01	LC	00	00)										
U-E	00					. 0			(ອ	Se	p		21		20)2	3		1	.1			2 :	: 3		+()(00)											
Mod	lel	:	X	il	ir	ıx		M:	LC	r	0	B]	la	Z	е																									

3. U-boot loads Linux from QSPI Flash into DDR

Linux

- 1. Open Serial Console (e.g. putty)
 - Speed: 9600
 select COM Port

(i)

Win OS, see device manager, Linux OS see dmesg |grep tty (UART is *USB1)

(ETH0 check)

2. Linux Console:

	root@petalinux:
	(i) Note: Wait until Linux boot finished, autologin is activated.
3.	You can use Linux shell now.

udhcpc

Vivado HW Manager

Open Vivado HW-Manager and add VIO signal to dashboard (*.ltx located on prebuilt folder)


- Control:
 - User LED Control
 ETH Power Down

Hardware	? _ 🗆 🖾 ×	from	vios					
Q Ξ ⊕ ∅ ⊨ ≫ Ⅲ	•		hw vio 1					
Name	Status		Q ¥ + + -					
 I localhost (1) 	Connected	tion 1						
v III e xilinx_tcl/Digilent/251633008316A (1)	Open	dop	Name	Value		Activity	Direction	VIO
 	Programmed	N.	"« msys_i/vio_ETH1_UNK_LED	[8] 0			Input	hw_vio
I XADC (System Monitor)		궣	", msys_i/vio_ETH2_LINK_LED	[8] 0			Input	hw_vio
B hw and 1 (msys liftag and 0)		0	14 msys_i/LED_RED_D3(0:0)	(B) 1	٠		Output	hw_vio_
1 hw_vio_1 (msys_j/vio_0)	OK	11	1, msys_i/rst_mig_7series_0_100M_mb_reset	[B] O			Input	hw_vio
9 s25fl256s00000-spi+t1_x2_x4	UK		1+ msys_i/ETH1_PD_N[0:0]	[B] 1	*		Output	hw_vio_
→ sz3nz30s00000U-spi-ir1_s2_s4			Is mays i/ETH2 PD NR0.01	IBI 1			Output	hw vio

Vivado_Hardware_Manager

System Design - Vivado

Block Design



Block Design

Constraints

Basic module constraints

```
_i_bitgen_common.xdc
```

```
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 66 [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR YES [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.M1PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.M0PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.M0PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.M0PIN PULLNONE [current_design]
```

_i_bitgen.xdc

set_property BITSTREAM.CONFIG.UNUSEDPIN PULLDOWN [current_design]

Design specific constraints

_i_io.xdc

```
## set_property PACKAGE_PIN G3 [get_ports {LED_RED_XA_SC[0]}]
## set_property IOSTANDARD LVCMOS15 [get_ports {LED_RED_XA_SC[0]}]
set_property PACKAGE_PIN T10 [get_ports {ETH2_LINK_LED[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ETH2_LINK_LED[0]}]
set_property PACKAGE_PIN V15 [get_ports {ETH1_LINK_LED[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ETH1_LINK_LED[0]}]
set_property PACKAGE_PIN T18 [get_ports {ETH1_PD_N[0]}]
set_property PACKAGE_PIN D10 [get_ports {ETH2_PD_N[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ETH2_PD_N[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ETH1_PD_N[0]}]
set_property PACKAGE_PIN L15 [get_ports {LED_RED_D3[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED_RED_D3[0]}]
#EEPROM onewire (MAC ADDRESS)
set_property IOSTANDARD LVCMOS33 [get_ports EEPROM_tri_io]
set_property PACKAGE_PIN D9 [get_ports EEPROM_tri_io]
## IIC Interface
set_property PACKAGE_PIN G3 [get_ports IIC_0_sda_io]
set_property PACKAGE_PIN J5 [get_ports IIC_0_scl_io]
set_property IOSTANDARD LVCMOS15 [get_ports IIC_0_scl_io]
set_property IOSTANDARD LVCMOS15 [get_ports IIC_0_sda_io]
```

Software Design - Vitis

For Vitis project creation, follow instructions from:

Vitis

Application

Template location: "<project folder>\sw_lib\sw_apps\"

spi_bootloader

TE modified SPI Bootloader from Henrik Brix Andersen.

Bootloader to load app or second bootloader from flash into DDR.

Here it loads the u-boot.elf from QSPI-Flash to RAM.

Descriptions:

- · Modified Files: bootloader.c
- Changes:
 - Change the SPI defines in the header
 - · Add some reiteration in the frist spi read call

hello te0710

Hello TE0710 is a Hello World example as endless loop instead of one console output.

u-boot

U-Boot.elf is generated with PetaLinux. Vivado is used to generate *.mcs

Software Design - PetaLinux

For PetaLinux installation and project creation, follow instructions from:

PetaLinux KICKstart

Config

Start with petalinux-config or petalinux-config --get-hw-description

Changes:

- SUBSYSTEM_FLASH_AXI_QUAD_SPI_0_BANKLESS_PART0_SIZE = 0x5E0000 (fpga)
- SUBSYSTEM_FLASH_AXI_QUAD_SPI_0_BANKLESS_PART1_SIZE = 0x400000 (boot)
 SUBSYSTEM_FLASH_AXI_QUAD_SPI_0_BANKLESS_PART2_SIZE = 0x20000 (bootenv)
- SUBSYSTEM_FLASH_AXI_QUAD_SPI_0_BANKLESS_PART3_SIZE = 0xD00000 (kernel)

° (Set kernel flash Address to 0xA00000 (fpga+boot+bootenv) and Kernel size to 0xD00000)

U-Boot

Start with petalinux-config -c u-boot

Changes:

- CONFIG_ENV_IS_NOWHERE=y
 # CONFIG_ENV_IS_IN_SPI_FLASH is not set
- # CONFIG_PHY_ATHEROS is not set
 # CONFIG_PHY_BROADCOM is not set

- # CONFIG_PHY_DAVICOM is not set
 # CONFIG_PHY_LXT is not set
 # CONFIG_PHY_MICREL_KSZ90X1 is not set

- # CONFIG_PHY_MICREL is not set
 # CONFIG_PHY_NATSEMI is not set
 # CONFIG_PHY_REALTEK is not set
- CONFIG_RGMII=y

Busybox

Start with petalinux-config -c busybox

• Miscellaneous Utilities activate i2cget, i2cset, i2cdetect

Content of **platform-top.h** located in <plnx-proj-root>\project-spec\meta-user\recipes-bsp\u-boot\files:

```
#include <configs/microblaze-generic.h>
#include <configs/platform-auto.h>
#define CONFIG_SYS_BOOTM_LEN 0xF000000
```

Device Tree

Content of system-user.dtsi located in <petalinux project directory>\project-spec\meta-user\recipesbsp\device-tree\files:

```
/include/ "system-conf.dtsi"
/ {
};
/* QSPI PHY */
&axi_quad_spi_0 {
    #address-cells = <1>;
    #size-cells = <0>;
    flash0: flash@0 {
       compatible = "jedec,spi-nor";
       spi-tx-bus-width=<1>;
       spi-rx-bus-width=<4>;
       reg = <0x0>;
        #address-cells = <1>;
        #size-cells = <1>;
        spi-max-frequency = <25000000>;
   };
};
/* ETH PHY */
&axi_ethernetlite_0 {
   phy-handle = <&phy0>;
   mdio {
        #address-cells = <1>;
        #size-cells = <0>;
        phy0: phy@0 {
           device_type = "ethernet-phy";
           reg = <1>;
       };
   };
};
/* ETH PHY 2nd */
&axi_ethernetlite_1 {
   phy-handle = <&phy1>;
    mdio {
        #address-cells = <1>;
        #size-cells = <0>;
        phy1: phy@1 {
           device_type = "ethernet-phy";
           reg = <1>;
       };
   };
};
/* i2c */
&axi_iic_0 {
                clock-frequency = <100000>;
                status = "okay";
        };
```

Kernel

Start with petalinux-config -c kernel

Changes:

• No changes.

Rootfs

Start with petalinux-config -c rootfs

Changes:

- # CONFIG_dropbear is not set
- # CONFIG_dropbear-dev is not set
- # CONFIG_dropbear-dbg is not set
- # CONFIG_packagegroup-core-ssh-dropbear is not set
- # CONFIG_packagegroup-core-ssh-dropbear-dev is not set
- # CONFIG_packagegroup-core-ssh-dropbear-dbg is not set
- # CONFIG_imagefeature-ssh-server-dropbear is not set
- CONFIG_imagefeature-serial-autologin-root = y

Applications

See "<project folder>\os\petalinux\project-spec\meta-user\recipes-apps\"

eeprom

eeprom is a simple bash script implemented in petalinux as an application that executes on startup. It reads the unique 48-bit MAC from the onboard eeprom and uses it to set the system MAC address.

Additional Software

No additional software is needed.

App. A: Change History and Legal Notices

Document Change History

To get content of older revision go to "Change History" of this page and select older document revision number.


Date	Document Revision	Authors	Description
			Release 2023.2

Error	Error	Error
renderi	renderi	renderi
ng	ng	ng
macro	macro	macro
'page-	'page-	'page-
info'	info'	info'
Ambiguo	Ambiguo	Ambiguo
us	us	us
method	method	method
overload	overload	overload
ing for	ing for	ing for
method	method	method
jdk.	jdk.	jdk.
proxy24	proxy24	proxy24
1.\$Proxy	1.\$Proxy	1.\$Proxy
3496#ha	3496#ha	3496#ha
sConten	sConten	sConten
tLevelPe	tLevelPe	tLevelPe
rmission	rmission	rmission
Cannot	Cannot	Cannot
resolve	resolve	resolve
which	which	which
method	method	method
to	to	to
invoke	invoke	invoke
for [null,	for [null,	for [null,
class	class	class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.	ce.	ce.
pages.	pages.	pages.
Page]	Page]	Page]

due to	due to	due to
overlapp	overlapp	overlapp
ing	ing	ing
prototyp	prototyp	prototyp
es	es	es
between	between	between
:	:	:
[interfac	[interfac	[interfac
e com.	e com.	e com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.user.	ce.user.	ce.user.
Conflue	Conflue	Conflue
nceUser	nceUser	nceUser
, class	, class	, class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.core.	ce.core.	ce.core.
Content	Content	Content
EntityOb	EntityOb	EntityOb
ject]	ject]	ject]
[interfac	[interfac	[interfac
e com.	e com.	e com.
atlassian	atlassian	atlassian
.user.	.user.	.user.
User,	User,	User,
class	class	class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.

atlassian	atlassian	atlassian	
confluen	confluen	confluen	
ce.core.	ce.core.	ce.core.	
Content	Content	Content	
EntityOb	EntityOb	EntityOb	
ject]	ject]	ject]	
2022-02-16	v.9	John Hartfiel	 bugfix documenten style
2022-02-16	v.8	Waldemar Hanemann	 new spi bootloader by Henrik Brix Andersen adjusted offsets
2022-02-14	v.7	Waldemar Hanemann	 2021.2 update document style update added boot script added eeprom interface for MAC address read-out added simple sd card interface added 2nd Ethernet Interface
2020-04-21	v.5	John Hartfiel	Release 2019.2Docu update
2019-03-29	v.4	John Hartfiel	Release 2017.4
2019-03-29	v.1		Initial release
		Free	
		Error	
		renderi	
		ng macro	
		'page-	
		info'	
		Ambiguo	
		us	
		method	
		II I	


overload ing for method jdk. proxy24 1.\$Proxy 3496#ha sConten tLevelPe rmission Cannot resolve which method to invoke for [null, class java. lang. String, class com. atlassian confluen ce. pages. Page] due to overlapp ing prototyp es between [interfac e com.



All

Error	
renderi	
ng	
macro	
'page-	
info'	
Ambiguo	
us	
method	
overload	
ing for	
method	
jdk.	
proxy24	
1.\$Proxy	
3496#ha	
sConten	
tLevelPe	
rmission	
Cannot	
resolve	
which	
method	
to	
invoke	
for [null,	
class	
java.	
lang.	
String,	
class	
com.	
atlassian	
confluen	
ce.	

pages. Page] due to overlapp ing prototyp es between [interfac e com. atlassian confluen ce.user. Conflue nceUser , class java. lang. String, class com. atlassian confluen ce.core. Content EntityOb ject] [interfac e com. atlassian .user. User, class java. lang. String,



Document change history.

Legal Notices

Data Privacy

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

Document Warranty

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.

proxy241.\$Proxy3496#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user. ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core. ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]